TS87C51RB2 ATMEL Corporation, TS87C51RB2 Datasheet

no-image

TS87C51RB2

Manufacturer Part Number
TS87C51RB2
Description
High Performance 8-bit Microcontroller 16 Kbytes Otp
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TS87C51RB2-LCA
Manufacturer:
CY
Quantity:
14
Part Number:
TS87C51RB2-LCB
Manufacturer:
TEMIC
Quantity:
13
Part Number:
TS87C51RB2-LCB
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS87C51RB2-LCE
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS87C51RB2-LIA
Manufacturer:
TEMIC
Quantity:
7
Part Number:
TS87C51RB2-LIB
Manufacturer:
TEMIC
Quantity:
328
Part Number:
TS87C51RB2-LIB
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS87C51RB2-LIE
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS87C51RB2-MCA
Manufacturer:
TEMIC
Quantity:
124
Part Number:
TS87C51RB2-MCA
Manufacturer:
ATMEL
Quantity:
1 000
Part Number:
TS87C51RB2-MCA
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
TS87C51RB2-UM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Active Errata List
Errata History
TS80C51RB2
TS87C51RB2
Errata Descriptions
1. UART/Reception in Modes 1, 2 and 3/UART False Start Bits Detection
When a false start bit occurs on the UART, some UART internal signals are not reset.
Then when a real start bit occurs, the sampling is shifted.
Workaround
None.
2. During UART Reception, Clearing REN May Generate Unexpected IT
During UART reception, if the REN bit is clear between a start bit detection and the
end of reception, the UART will not discard the data (RI is set).
Workaround
Test REN at the beginning of Interrupt routine just after CLR RI, and run the Interrupt
routine code only if REN is set.
3. JBC/Double IT When External IT Occurs During JBC Instruction
On polling algorithm in ISR on IE1 or IE0, when the external IT appears during JBC
instruction, the flag is not cleared. On the next JBC instruction another IT is pending.
Therefore, the same IT is seen twice.
Workaround
Use JB Instruction instead of JBC instruction to test bit and CLR instruction to clear
it.n twice.
Lot Number
Lot Number
≤ 38584
> 38584
≤ 36425
> 36425
UART/Reception in Modes 1, 2 and 3/UART False Start Bits Detection
During UART Reception, Clearing REN May Generate Unexpected IT
JBC/Double IT When External IT Occurs During JBC Instruction
Timer2/Downcounter Mode/Double IT With Slow External Clock
Input Trigger Consumption/All C51 Type I/O Ports
MOVX/Port0/Read Mode
Errata List
Errata List
T01, T02 ,T03, T04, T05, T06
T02 ,T03, T04, T05, T06
T01, T02 ,T03, T04, T05, T06
T02 ,T03, T04, T05, T06
8051
Microcontrollers
TS87C51RB2
TS80C51RB2
Errata Sheet
Rev. 4154C–8051–04/03
1

Related parts for TS87C51RB2

TS87C51RB2 Summary of contents

Page 1

... On the next JBC instruction another IT is pending. Therefore, the same IT is seen twice. Workaround Use JB Instruction instead of JBC instruction to test bit and CLR instruction to clear it.n twice. 8051 Microcontrollers TS87C51RB2 TS80C51RB2 Errata Sheet Rev. 4154C–8051–04/03 1 ...

Page 2

Timer2/Downcounter Mode/Double IT with Slow External Clock Double IT with slow external clock in downcount mode. Timer 2 in 16-bit autoreload in count-down mode with external clock input two interrupts are generated successively with low frequency on clock input ...

Page 3

... FAX (81) 3-3523-7581 Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company’s standard warranty which is detailed in Atmel’s Terms and Conditions located on the Company’s web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein ...

Related keywords