74VCX162827MTDX Fairchild Semiconductor, 74VCX162827MTDX Datasheet

IC BUFF DVR 20BIT LOW V 56TSSOP

74VCX162827MTDX

Manufacturer Part Number
74VCX162827MTDX
Description
IC BUFF DVR 20BIT LOW V 56TSSOP
Manufacturer
Fairchild Semiconductor
Series
74VCXr
Datasheet

Specifications of 74VCX162827MTDX

Logic Type
Buffer/Line Driver, Non-Inverting
Number Of Elements
2
Number Of Bits Per Element
10
Current - Output High, Low
12mA, 12mA
Voltage - Supply
1.4 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
56-TSSOP
Logic Family
VCX
Number Of Channels Per Chip
20
Polarity
Non-Inverting
Supply Voltage (max)
3.6 V
Supply Voltage (min)
1.4 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
High Level Output Current
- 12 mA
Low Level Output Current
12 mA
Minimum Operating Temperature
- 40 C
Number Of Lines (input / Output)
20 / 2
Output Type
3-State
Propagation Delay Time
8.2 ns at 1.8 V, 4.1 ns at 2.5 V, 3.4 ns at 3.3 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74VCX162827MTDX
Manufacturer:
KEC
Quantity:
12 000
© 2004 Fairchild Semiconductor Corporation
74VCX162827MTD
74VCX162827
Low Voltage 20-Bit Buffer/Line Driver
with 3.6V Tolerant Inputs and Outputs
and 26 Series Resistors in the Outputs
General Description
The VCX162827 contains twenty non-inverting buffers with
3-STATE outputs to be employed as a memory and
address driver, clock driver, or bus oriented transmitter/
receiver. The device is byte controlled. Each byte has NOR
output enables for maximum control flexibility.
The 74VCX162827 is designed for low voltage (1.4V to
3.6V) V
VCX162827 is also designed with 26
puts.
The 74VCX162827 is fabricated with an advanced CMOS
technology to achieve high speed operation while maintain-
ing low CMOS power dissipation.
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix “X” to the ordering code.
Logic Symbol
Order Number
CC
applications with I/O capability up to 3.6V. The
Package Number
MTD56
resistors in the out-
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
DS500138
Features
Note 1: To ensure the high-impedance state during power up or power
down, OE should be tied to V
value of the resistor is determined by the current-sourcing capability of the
driver.
Pin Descriptions
1.4V–3.6V V
3.6V tolerant inputs and outputs
26 series resistors in outputs
t
Power-off high impedance inputs and outputs
Supports live insertion and withdrawal (Note 1)
Static Drive (I
Uses patented noise/EMI reduction circuitry
Latch-up performance exceeds 300 mA
ESD performance:
PD
Pin Names
3.4 ns max for 3.0V to 3.6V V
Human body model
Machine model
O
12 mA @ 3.0V V
I
OE
0
0
–I
–O
Package Description
19
n
19
CC
OH
Output Enable Input (Active LOW)
Inputs
Outputs
supply operation
/I
OL
)
200V
CC
CC
2000V
through a pull-up resistor; the minimum
March 1998
Revised October 2004
Description
CC
www.fairchildsemi.com

Related parts for 74VCX162827MTDX

74VCX162827MTDX Summary of contents

Page 1

... MTD56 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Devices also available in Tape and Reel. Specify by appending the suffix “X” to the ordering code. Logic Symbol © 2004 Fairchild Semiconductor Corporation Features 1.4V–3.6V V supply operation CC 3.6V tolerant inputs and outputs ...

Page 2

Connection Diagram www.fairchildsemi.com Truth Tables Inputs – Inputs – ...

Page 3

Absolute Maximum Ratings Supply Voltage ( Input Voltage ( Output Voltage ( Outputs 3-STATE Outputs Active (Note 3) 0. Input Diode Current ( Output ...

Page 4

DC Electrical Characteristics Symbol Parameter V LOW Level Output Voltage OL I Input Leakage Current I I 3-STATE Output Leakage OZ I Power-OFF Leakage Current OFF I Quiescent Supply Current CC I Increase in I per Input CC CC Note ...

Page 5

Dynamic Switching Characteristics Symbol Parameter V Quiet Output Dynamic Peak V OLP OL V Quiet Output Dynamic Valley V OLV OL V Quiet Output Dynamic Valley V OHV OH Capacitance Symbol Parameter C Input Capacitance IN C Output Capacitance OUT ...

Page 6

AC Loading and Waveforms (V TEST PLH PHL PZL PLZ PZH PHZ FIGURE 2. Waveform for Inverting and Non-Inverting Functions FIGURE 3. 3-STATE Output High Enable and Disable Times for Low ...

Page 7

AC Loading and Waveforms (V TEST PLH PHL PZL PLZ PZH PHZ FIGURE 6. Waveform for Inverting and Non-Inverting Functions FIGURE 7. 3-STATE Output High Enable and Disable Times for Low ...

Page 8

Physical Dimensions inches (millimeters) unless otherwise noted 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the ...

Related keywords