BR24L04F-W Rohm, BR24L04F-W Datasheet - Page 7

• Manufacturer Part Number: BR24L04F-W
• Description: 5128 bit electrically erasable PROM
• Manufacturer: Rohm

Memory ICs
SDA
SDA
SCL
SCL
WP
WP
•For the WRITE operation, WP must be “LOW” during the period of time from the rising edge of the clock which takes in
•In the case of setting WP “HIGH” during t
WP timing
D0 of first byte until the end of t
During this period, WRITE operation is canceled by setting WP “HIGH”. ( See Fig.6 (b) )
address is not guaranteed. Please write correct data again in the case.
D1
D1
DATA (1)
DATA (1)
t
SU : WP
D0
D0
ACK
ACK
WR
Fig.6(b) WP TIMING OF THE WRITE CANCEL OPERATION
. ( See Fig.6 (a) )
Fig.6(a) WP TIMING OF THE WRITE OPERATION
BR24L04-W / BR24L04F-W / BR24L04FJ-W
WR
t
, WRITE operation is stopped in the middle and the data of accessing
HIGH : WP
DATA (n)
DATA (n)
BR24L04FV-W / BR24L04FVM-W
ACK
ACK
STOP BIT
t
WR
t
HD : WP
7/25