CY7C4241-15JXC Cypress Semiconductor Corp, CY7C4241-15JXC Datasheet - Page 9

IC SYNC FIFO MEM 4KX9 32-PLCC

CY7C4241-15JXC

Manufacturer Part Number
CY7C4241-15JXC
Description
IC SYNC FIFO MEM 4KX9 32-PLCC
Manufacturer
Cypress Semiconductor Corp
Series
CY7Cr
Datasheets

Specifications of CY7C4241-15JXC

Function
Synchronous
Memory Size
36K (4K x 9)
Data Rate
100MHz
Access Time
10ns
Voltage - Supply
3.3V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
32-PLCC
Configuration
Dual
Density
32Kb
Access Time (max)
15ns
Word Size
9b
Organization
4Kx9
Sync/async
Synchronous
Expandable
Yes
Bus Direction
Uni-Directional
Clock Freq (max)
40MHz
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Supply Current
35mA
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
32
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C4241-15JXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C4241-15JXCT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Document #: 38-06016 Rev. *B
Switching Waveforms
Read Cycle Timing
Reset Timing
Notes:
WEN2/LD
15. t
16. t
REN1,REN2
between the rising edge of RCLK and the rising edge of WCLK is less than t
between the rising edge of WCLK and the rising edge of RCLK is less than t
Q
SKEW1
SKEW1
Q
EF,PAE
FF,PAF,
WEN1
WEN2
WCLK
RCLK
0
REN1,
WEN1
0 -
REN2
–Q
OE
EF
RS
[18]
Q
is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH during the current clock cycle. If the time
is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH during the current clock cycle. It the time
8
8
[17]
t
ENS
t
OLZ
(continued)
t
ENH
t
CLKH
t
t
A
REF
t
t
t
RSF
RSF
RSF
t
OE
t
RS
t
t
t
t
RSS
RSS
RSS
CKL
t
SKEW1
NO OPERATION
[16]
t
CLKL
SKEW1
SKEW1
, then FF may not change state until the next WCLK rising edge.
, then EF may not change state until the next RCLK rising edge.
VALID DATA
t
t
t
RSR
RSR
RSR
t
REF
CY7C4421/4201/4211/4221
t
OHZ
CY7C4231/4241/4251
OE=0
OE=1
Page 9 of 18
[19]

Related parts for CY7C4241-15JXC