74LCX821MTCX Fairchild Semiconductor, 74LCX821MTCX Datasheet
74LCX821MTCX
Specifications of 74LCX821MTCX
Related parts for 74LCX821MTCX
74LCX821MTCX Summary of contents
Page 1
... Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Devices also available in Tape and Reel. Specify by appending the suffix “X” to the ordering code. Logic Symbols IEEE/IEC © 2001 Fairchild Semiconductor Corporation Features 5V tolerant inputs and outputs 2.3V–3.6V V ...
Page 2
Pin Descriptions Pin Names Description D –D Data Inputs 0 9 CLK Clock Input OE Output Enable Input O –O 3-STATE Latch Outputs 0 9 Functional Description The LCX821 consists of ten edge-triggered flip-flops with individual D-type inputs with 3-STATE ...
Page 3
Absolute Maximum Ratings Symbol Parameter V Supply Voltage Input Voltage Output Voltage Input Diode Current Output Diode Current Output Source/Sink Current Supply ...
Page 4
DC Electrical Characteristics Symbol Parameter I Quiescent Supply Current CC I Increase in I per Input CC CC Note 5: Outputs disabled or 3-STATE only. AC Electrical Characteristics Symbol Parameter f Maximum Clock Frequency MAX t Propagation Delay PHL t ...
Page 5
AC LOADING and WAVEFORMS FIGURE 1. AC Test Circuit (C t PLH t PZL t PZH Waveform for Inverting and Non-Inverting Functions Propagation Delay. Pulse Width and t rec 3-STATE Output Low Enable and Disable Times for Logic (Input Characteristics; ...
Page 6
Schematic Diagram Generic for LCX Family www.fairchildsemi.com 6 ...
Page 7
Physical Dimensions inches (millimeters) unless otherwise noted 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide 24-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide Package Number M24B Package Number MSA24 7 www.fairchildsemi.com ...
Page 8
Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves ...