S25FL128P Meet Spansion Inc., S25FL128P Datasheet - Page 22

no-image

S25FL128P

Manufacturer Part Number
S25FL128P
Description
128 Megabit Cmos 3.0 Volt Flash Memory With 104 Mhz Spi Serial Peripheral Interface Bus
Manufacturer
Meet Spansion Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S25FL128P0XMFI000
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
S25FL128P0XMFI001
Manufacturer:
HARRIS
Quantity:
2 300
Part Number:
S25FL128P0XMFI001
Manufacturer:
SPANSION
Quantity:
8 000
Part Number:
S25FL128P0XMFI001
Manufacturer:
SPANSIO
Quantity:
20 000
Company:
Part Number:
S25FL128P0XMFI001
Quantity:
80
Part Number:
S25FL128P0XMFI003
Manufacturer:
VISHAY
Quantity:
12 559
Part Number:
S25FL128P0XMFI003
Manufacturer:
SPANSION
Quantity:
20 000
Company:
Part Number:
S25FL128P0XMFI003
Quantity:
12
Part Number:
S25FL128P0XMFI011
Manufacturer:
SAMSUNG
Quantity:
1 576
Part Number:
S25FL128P0XNFI000
Manufacturer:
SPANSION
Quantity:
1 000
Part Number:
S25FL128P0XNFI001
Manufacturer:
SPANSION
Quantity:
300
Part Number:
S25FL128P0XNFI013
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
S25FL128PIF
Manufacturer:
SPANSION
Quantity:
20 000
11.3
22
11.3.1
Read Identification (RDID: 9Fh)
Serial Mode
The Read Identification (RDID) instruction opcode allows the 8-bit manufacturer identification to be read,
follow by two bytes of device identification. The manufacturer identification is assigned by JEDEC. The device
identification is assigned by the device manufacturer.
Any Read Identification (RDID) instruction opcode issued while a program, erase, or write cycle is in progress
is not decoded and has no effect on execution of the program, erase, or write cycle that is in progress.
The device is first selected by driving the CS# chip select input pin to the logic low state. After this, the RDID
8-bit instruction opcode is shifted in onto the SI serial input pin. After the last bit of the RDID instruction
opcode is shifted into the device, a byte of manufacturer identification, two bytes of device identification and
two bytes of extended device identification will be shifted sequentially out of the SO serial output pin. Each bit
is shifted out during the falling edge of the SCK serial clock signal. The maximum clock frequency for the
RDID (9Fh) command is at 40MHz (Normal Read).
The Read Identification (RDID) instruction sequence is terminated by driving the CS# chip select input pin to
the logic high state anytime during data output. After issuing any Read ID instruction opcodes (90h, 9Fh,
ABh), driving the CS# chip select input pin to the logic high state will automatically send the device into the
standby mode. Driving the CS# chip select input pin to the logic low state again will automatically send the
device out of the standby mode and into the active mode.
SCK
CS#
SO
SI
Figure 11.4 Read Identification Command Sequence and Data Out Sequence
0
High Impedance
1
2
Instruction
D a t a
3
4
5
S25FL128P
S h e e t
6
7
MSB
23
Manufacturer / Device Identification
8
22
9
( P r e l i m i n a r y )
21
10
3
28
2
29
1
30
0
31
MSB
15
32
Extended Device Identification
S25FL128P_00_04 July 2, 2007
14
33
13
34
3
44
2
45
1
46
0
47

Related parts for S25FL128P