sy89809al Micrel Semiconductor, sy89809al Datasheet - Page 2

no-image

sy89809al

Manufacturer Part Number
sy89809al
Description
3.3v Lvpecl/hstl To Hstl 1 9 High- Performance Clock Driver With Lvttl Clock Select And Enable
Manufacturer
Micrel Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
sy89809alTH
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
sy89809alTH TR
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
sy89809alTZ
Manufacturer:
MICREL
Quantity:
730
Part Number:
sy89809alTZ
Manufacturer:
Micrel Inc
Quantity:
10 000
Ordering Information
Notes:
1.
2.
3.
Pin Configuration
Pin Description
Micrel, Inc.
July 2010
Part Number
SY89809ALTZ
SY89809ALTZTR
31, 29, 27, 23,
21, 19, 15, 13,
Pin Number
Contact factory for die availability. Dice are guaranteed at T
Tape and Reel.
Pb-Free package is recommended for new designs.
2, 3
5, 6
11
4
8
(3)
(2, 3)
LVPECL_CLK,
/LVPECL_CLK
HSTL_CLK,
/HSTL_CLK
Pin Name
CLK_SEL
Q0 – Q8
OE
Package
T32-1
T32-1
Type
(1)
LVPECL Input
HSTL Output
LVTTL Input
LVTTL Input
HSTL Input
Type
Commercial
Commercial
Operating
Range
32-Pin TQFP (T32-1)
A
Pin Function
Differential clock input selected by CLK_SEL. Can be left floating if not
selected. Floating input, if selected, produces a LOW at HSTL_CLK and a
HIGH at /HSTL_CLK. HSTL input signal requires external termination 50Ω-to-
ground.
Differential clock input selected by CLK_SEL. Can be left floating if not
selected. Floating input, if selected, produces a LOW at LVPECL_CLK and a
HIGH at /LVPECL_CLK. Non-inverted input has a 75kΩ pull-down. Inverted
input has a 75kΩ pull-down and a 37.5kΩ pull-up.
Selected HSTL_CLK input when LOW and LVPECL_CLK output when HIGH.
37.5kΩ pull-up.
Enable input synchronized internally to prevent glitching of the Q0-Q8 and
/Q0-/Q8 outputs. OE high-to-low transition ensures outputs remain disabled
during the next clock cycle. OE low-to-high transition enables normal operation
of the next input clock. 37.5kΩ pull-up.
Differential clock outputs from HSTL_CLK when CLK_SEL = LOW and and
from LVPECL outputs when CLK_SEL = HIGH. HSTL outputs must be
terminated with 50Ω to GND. Q0-Q8 outputs are static LOW when OE = LOW.
Unused output pairs may be left floating.
= 25°C, DC Electricals only.
SY89809ALTZ with Pb-Free bar-line indicator
SY89809ALTZ with Pb-Free bar-line indicator
2
Package Marking
hbwhelp@micrel.com
Matte-Sn Pb-Free
Matte-Sn Pb-Free
or (408) 955-1690
Lead Finish
M9999-070110
SY89809AL

Related parts for sy89809al