sy89297u Micrel Semiconductor, sy89297u Datasheet - Page 8

• Manufacturer Part Number: sy89297u
• Description: Sy89297u 2.5v, 3.2gbps Precision Cml Dual-channel Programmable Delay
• Manufacturer: Micrel Semiconductor

13. SCLK has to transition L-H a hold time after the SLOAD H-L transition to ensure that the valid data is properly latched before starting to load new
14. This hold time is the minimum time that /EN must remain asserted after a negative going transition of IN to prevent an output response greater than
15. This release time is the minimum time that /EN must be de-asserted prior to the next IN / /IN transition to affect the propagation delay of IN to Q
16. Cycle-to-cycle jitter definition: The variation of periods between adjacent cycles over a random sample of adjacent cycle pairs.
17. Total jitter definition: With an ideal clock input, no more than one output edge in 10
18. Random jitter definition: Jitter that is characterized by a Gaussian distribution, unbounded and is quantified by its standard deviation and mean.
Micrel, Inc.
Apr. 15, 2008
data. See timing diagram "Setup and Hold Time: SCLK and SLOAD.”
+75mv to the IN transition. See timing diagram “Setup, Hold, and Release Time: IN and /EN.”
less than 1ps. See timing diagram “Setup, Hold, and Release Time: IN and /EN.”
T
peak jitter value.
Random jitter is measured with a K28.7 comma defect pattern, measured at 1.5Gbps.
jitter_cc
= T
n
– T
n
+1, where T is the time between rising edges of the output signal.
8
12
output edges will deviate by more than the specified peak-to-
[e-mail]
or [phone]
M9999-041508-A
SY89297U