nb6hq14m ON Semiconductor, nb6hq14m Datasheet

no-image

nb6hq14m

Manufacturer Part Number
nb6hq14m
Description
2.5v 5ghz / 6.5gbps Differential Input To 1.8v / 2.5v 1 4 Cml Clock / Data Fanout Buffer W/ Selectable
Manufacturer
ON Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
nb6hq14mMNHTBG
Manufacturer:
ON
Quantity:
5
Part Number:
nb6hq14mMNHTBG
Manufacturer:
ON Semiconductor
Quantity:
65
NB6HQ14M
2.5V 5GHz / 6.5Gbps
Differential Input to 1.8V /
2.5V 1:4 CML Clock / Data
Fanout Buffer
Input Equalizer
Multi−Level Inputs w/ Internal Termination
Description
buffer with a selectable Equalizer receiver. When placed in series with
a Clock /Data path operating up to 5 GHz or 6.5 Gb/s, respectively, the
NB6HQ14M inputs will compensate the degraded signal transmitted
across a FR4 PCB backplane or cable interconnect and output four
identical CML copies of the input signal. Therefore, the serial data rate
is increased by reducing Inter−Symbol Interference (ISI) caused by
losses in copper interconnect or long cables. The EQualizer ENable
pin (EQEN) allows the IN/IN inputs to either flow through or bypass
the Equalizer section. Control of the Equalizer function is realized by
setting EQEN; When EQEN is set Low, the IN/IN inputs bypass the
Equalizer. When EQEN is set High, the IN/IN inputs flow through the
Equalizer. The default state at start−up is LOW. As such, NB6HQ14M
is ideal for SONET, GigE, Fiber Channel, Backplane and other
Clock/Data distribution applications.
resistors that are accessed through the VT pin. This feature allows the
NB6HQ14M to accept various logic level standards, such as LVPECL,
CML or LVDS. The outputs have the flexibility of being powered by
either a 2.5 V or 1.8 V supply. The 1:4 fanout design was optimized
for low output skew applications.
high performance clock products.
Features
© Semiconductor Components Industries, LLC, 2009
June, 2009 − Rev. 0
The NB6HQ14M is a high performance differential 1:4 CML fanout
The differential inputs incorporate internal 50 W termination
The NB6HQ14M is a member of the ECLinPS MAX™ family of
2.625 V
Input Data Rate > 6.5 Gb/s
Input Clock Frequency > 5 GHz
170 ps Typical Propagation Delay
35 ps Typical Rise and Fall Times
< 15 ps Output Skew
< 0.8 ps RMS Clock Jitter
< 10 ps pp of Data Dependent Jitter
Differential CML Outputs, 400 mV Peak−to−Peak, Typical
Selectable Input Equalization
Operating Range: V
−40°C to +85°C Ambient Operating Temperature
These are Pb−Free Devices
Internal Input Termination Resistors, 50 W
CC
= 2.375 V to 2.625 V, V
w/ Selectable
CCO
= 1.71 V to
1
See detailed ordering and shipping information in the package
dimensions section on page 10 of this data sheet.
*For additional marking information, refer to
MN SUFFIX
CASE 485G
(Note: Microdot may be in either location)
Application Note AND8002/D.
QFN−16
SIMPLIFIED BLOCK DIAGRAM
1
ORDERING INFORMATION
A
L
Y
W
G
http://onsemi.com
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
EQ
Publication Order Number:
1
16
DIAGRAM*
MARKING
ALYWG
Q14M
NB6H
G
NB6HQ14M/D

Related parts for nb6hq14m

nb6hq14m Summary of contents

Page 1

... NB6HQ14M to accept various logic level standards, such as LVPECL, CML or LVDS. The outputs have the flexibility of being powered by either a 2 1.8 V supply. The 1:4 fanout design was optimized for low output skew applications. The NB6HQ14M is a member of the ECLinPS MAX™ family of high performance clock products. Features • ...

Page 2

... Multi−Level Inputs LVPECL, LVDS, CML VREFAC V CC GND EQEN (Equalizer Enable Figure 1. 0 2:1 MUX EQ 1 Detailed Block Diagram of NB6HQ14M http://onsemi.com 2 CML Outputs V CC0 ...

Page 3

... GND NB6HQ14M VREFAC EQEN CCO Figure 2. QFN−16 Pinout (Top View) Table 2. PIN DESCRIPTION Pin Name I LVPECL, CML, LVDS Input VREFAC 4 IN LVPECL, CML, LVDS Input 5 EQEN LVCMOS Input ...

Page 4

Table 3. ATTRIBUTES ESD Protection R − EQEN Input Pulldown Resistor PD Moisture Sensitivity (Note 3) Flammability Rating Transistor Count Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test 3. For additional information, see Application Note AND8003/D. Table 4. MAXIMUM ...

Page 5

Table 5. DC CHARACTERISTICS, MULTI−LEVEL INPUTS T = −40°C to 85°C (Note 5) A Symbol Characteristic POWER SUPPLY / CURRENT V Power Supply Voltage CC V CCO I Power Supply Current for VCC (Inputs and Outputs Open Power ...

Page 6

... Input edge rates 40 L CCO DATE RATE (Gbps) Figure 4. NB6HQ14M Eye Height vs. Data Rate Unit GHz Gbps dBc fs ps rms ps pk−pk ps pk− ...

Page 7

Figure 6. Differential Input Driven Single−Ended IHmax V thmax V ILmax thmin V IHmin V ILmin GND ...

Page 8

... Driver Q Q DJ1 Figure 12. Typical NB6HQ14M Equalizer Application and Interconnect with PRBS23 pattern at 6.5 Gbps, EQEN = FR4 − 12 Inch Backplane IN IN DJ2 http://onsemi.com 8 NB6HQ14M EQualizer EQEN = 1 DJ3 ...

Page 9

... Figure 17. Capacitor−Coupled Single−Ended Interface (V Connected REFAC http://onsemi.com NB6HQ14M Open GND Figure 14. LVDS Interface V CC NB6HQ14M REFAC GND Differential Interface Connected REFAC ...

Page 10

... W ORDERING INFORMATION Device NB6HQ14MMNG NB6HQ14MMNHTBG NB6HQ14MMNTXG †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. NB6HQ14M Receiver V V (Receiver CCO CC CCO V (Receiver GND Figure 18. Typical CML Output Structure ...

Page 11

... MILLIMETERS DIM MIN MAX A 0.80 1.00 A1 0.00 0.05 A3 0.20 REF b 0.18 0.30 D 3.00 BSC D2 1.65 1.85 E 3.00 BSC E2 1.65 1.85 e 0.50 BSC K 0.18 TYP L 0.30 0.50 L1 0.00 0.15 SOLDERING FOOTPRINT* 3.25 0.128 0.30 EXPOSED PAD 0.012 1.50 0.059 0.30 0.012 0.50 0.02 mm SCALE 10:1 inches ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative NB6HQ14M/D ...

Related keywords