pca8575 NXP Semiconductors, pca8575 Datasheet
pca8575
Available stocks
Related parts for pca8575
pca8575 Summary of contents
Page 1
... PCA8575 has a low current consumption and includes latched outputs with high current drive capability for directly driving LEDs. The PCA8575 also possesses an interrupt line (INT) which can be connected to the interrupt logic of the microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I inputs ...
Page 2
... AD1 AD2 SCL SDA Fig 1. Block diagram of PCA8575 PCA8575_2 Product data sheet Remote 16-bit I/O expander for I Description plastic small outline package; 24 leads; body width 7.5 mm plastic shrink small outline package; 24 leads; body width 5.3 mm SOT340-1 [1] plastic shrink small outline package; 24 leads; ...
Page 3
... P10 to P17 interrupt logic 002aab631 1 INT AD1 2 AD2 3 4 P00 5 P01 P02 6 PCA8575PW P03 7 8 P04 P05 9 P06 10 11 P07 002aac671 Fig 4. Pin configuration for TSSOP24 © NXP B.V. 2007. All rights reserved ...
Page 4
... P05 P13 002aac674 Transparent top view Rev. 02 — 21 March 2007 PCA8575 2 C-bus with interrupt INT 1 AD1 2 3 AD2 4 P00 P01 5 P02 6 PCA8575DB 7 P03 P04 8 P05 9 10 P06 11 P07 002aac673 Fig 6. Pin configuration for SSOP24 terminal 1 index area AD1 2 AD2 ...
Page 5
... For enhanced thermal, SS Rev. 02 — 21 March 2007 PCA8575 2 C-bus with interrupt Description interrupt output (active LOW) address input 1 address input 2 quasi-bidirectional I/O 00 quasi-bidirectional I/O 01 quasi-bidirectional I/O 02 quasi-bidirectional I/O 03 quasi-bidirectional I/O 04 quasi-bidirectional I/O 05 quasi-bidirectional I/O 06 ...
Page 6
... Remark: The General Call address (0000 0000b) and the Device ID address (1111 100Xb) are reserved and cannot be used as device address. Failure to follow this requirement will cause the PCA8575 not to acknowledge. Fig 9. PCA8575 address The last bit of the first byte defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation ...
Page 7
... PCA8575 acknowledges and the master sends the first data byte for P07 to P00. After the first data byte is acknowledged by the PCA8575, the second data byte P17 to P10 is sent by the master. Once again, the PCA8575 acknowledges the receipt of the data. Each 8-bit data is presented on the port lines after it has been acknowledged by the PCA8575 ...
Page 8
... P05 R/W acknowledge from slave I trt(pu) t d(rst) Rev. 02 — 21 March 2007 PCA8575 2 C-bus with interrupt data to port P16 acknowledge acknowledge from slave from slave ...
Page 9
SCL P0x SDA DATA 00 START condition R/W acknowledge from slave read from port 0 data into port 0 DATA 00 ...
Page 10
SCL P0x SDA DATA 00 START condition R/W acknowledge from slave read from port 0 t h(D) data into port 0 ...
Page 11
... PCA8575 registers and I states. Thereafter V 8.5 Interrupt output (INT) The PCA8575 provides an open-drain interrupt (INT) which can be fed to a corresponding input of the microcontroller (see chips a kind of master function which can initiate an action elsewhere in the system. An interrupt is generated by any rising or falling edge of the port inputs. After time t signal INT is valid ...
Page 12
... Remote 16-bit I/O expander for I 2 C-bus Figure SDA SCL data line stable; data valid Figure 16.) S START condition Figure 17). Rev. 02 — 21 March 2007 PCA8575 2 C-bus with interrupt 15). change of data allowed mba607 P STOP condition © NXP B.V. 2007. All rights reserved. SDA SCL mba608 ...
Page 13
... SLAVE TRANSMITTER/ RECEIVER TRANSMITTER RECEIVER data output by transmitter data output by receiver SCL from master 1 S START condition 2 C-bus Rev. 02 — 21 March 2007 PCA8575 2 C-bus with interrupt MASTER MASTER TRANSMITTER/ MULTIPLEXER RECEIVER SLAVE not acknowledge acknowledge 2 8 clock pulse for acknowledgement 2 I C-BUS ...
Page 14
... AD1 AD2 V DD SDA CORE SCL PROCESSOR INT AD0 AD1 AD2 Rev. 02 — 21 March 2007 PCA8575 2 C-bus with interrupt 19, P00 and P01 are inputs, and P02 V DD P00 temperature sensor P01 battery status P02 control for latch P03 control for switch ...
Page 15
... NXP Semiconductors 10.3 Differences between the PCA8575 and the PCF8575 The PCA8575 is a drop in replacement for the PCF8575 and can used without electrical or software modifications, but there is a difference in interrupt output release timing during the read operation. Write operations are identical. At the completion of each 8-bit write sequence the data is stored in its associated 8-bit write register at ACK or NACK. The fi ...
Page 16
... Min Typ 2 100 = 400 kHz - 2.5 [1] - 1.8 0 102 0.5 1.0 [ 0 3.5 PCA8575 C-bus with interrupt Max Unit 5.5 V 200 2.0 V +0. 5 400 mA 300 +0. 5 © NXP B.V. 2007. All rights reserved. ...
Page 17
... Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns. PCA8575_2 Product data sheet Remote 16-bit I/O expander for +85 C; unless otherwise specified. amb Conditions and Figure 12) Figure 11 and Figure 12 Rev. 02 — 21 March 2007 PCA8575 2 C-bus with interrupt 2 Fast mode I C-bus Min Typ 0 - 400 1 0 ...
Page 18
... MSB (A6) (A7 LOW HIGH 1 /f SCL SU;DAT HD;DAT and Rev. 02 — 21 March 2007 PCA8575 2 C-bus with interrupt STOP bit 0 acknowledge condition (R/W) (A) ( VD;DAT VD;ACK SU;STO 002aab175 © NXP B.V. 2007. All rights reserved ...
Page 19
... 0.49 0.32 15.6 7.6 10.65 1.27 0.36 0.23 15.2 7.4 10.00 0.019 0.013 0.61 0.30 0.419 0.05 0.014 0.009 0.60 0.29 0.394 REFERENCES JEDEC JEITA MS-013 Rev. 02 — 21 March 2007 PCA8575 2 C-bus with interrupt detail 1.1 1.1 1.4 0.25 0.25 0.1 0.4 1.0 0.043 0.043 0.055 0.01 0.01 0.004 ...
Page 20
... JEITA MO-150 Rev. 02 — 21 March 2007 detail 7.9 1.03 0.9 1.25 0.2 0.13 7.6 0.63 0.7 EUROPEAN PROJECTION PCA8575 C-bus with interrupt SOT340 ( 0.8 8 0.1 o 0.4 0 ISSUE DATE 99-12-27 03-02-19 © NXP B.V. 2007. All rights reserved ...
Page 21
... 0.31 0.25 8.8 4.0 6.2 0.635 0.20 0.18 8.6 3.8 5.8 0.012 0.0098 0.344 0.157 0.244 0.025 0.008 0.0075 0.337 0.150 0.228 REFERENCES JEDEC JEITA MO-137 Rev. 02 — 21 March 2007 PCA8575 2 C-bus with interrupt detail ( 0.89 1.05 1 0.25 0.18 0.1 0.41 0.66 0.035 ...
Page 22
... MO-153 Rev. 02 — 21 March 2007 detail 6.6 0.75 0.4 1 0.2 0.13 6.2 0.50 0.3 EUROPEAN PROJECTION PCA8575 C-bus with interrupt SOT355 ( 0.5 8 0.1 o 0.2 0 ISSUE DATE 99-12-27 03-02-19 © NXP B.V. 2007. All rights reserved ...
Page 23
... 2.5 scale (1) ( 5.6 4.25 3.6 2.25 0.5 4.5 5.4 3.95 3.4 1.95 REFERENCES JEDEC JEITA - - - - - - Rev. 02 — 21 March 2007 PCA8575 2 C-bus with interrupt detail 0.5 1.5 0.1 0.05 0.05 0.1 0.3 EUROPEAN PROJECTION SOT815-1 ...
Page 24
... 4.1 2.25 4.1 2.25 0.5 2.5 3.9 1.95 3.9 1.95 REFERENCES JEDEC JEITA MO-220 - - - Rev. 02 — 21 March 2007 2 C-bus with interrupt detail 0.5 2.5 0.1 0.05 0.05 0.1 0.3 EUROPEAN PROJECTION PCA8575 SOT616 ISSUE DATE 01-08-08 02-10-22 © NXP B.V. 2007. All rights reserved ...
Page 25
... Package placement • Inspection and repair • Lead-free soldering versus PbSn soldering 16.3 Wave soldering Key characteristics in wave soldering are: PCA8575_2 Product data sheet Remote 16-bit I/O expander for I Rev. 02 — 21 March 2007 PCA8575 2 C-bus with interrupt © NXP B.V. 2007. All rights reserved ...
Page 26
... Lead-free process (from J-STD-020C) Package reflow temperature ( C) 3 Volume (mm ) < 350 260 260 250 Figure 28. Rev. 02 — 21 March 2007 PCA8575 2 C-bus with interrupt Figure 28) than a PbSn process, thus 350 220 220 350 to 2000 > 2000 260 260 250 245 245 245 © ...
Page 27
... Light Emitting Diode Least Significant Bit Machine Model Most Significant Bit Programmable Logic Controller Redundant Array of Independent Disks System Management Bus Rev. 02 — 21 March 2007 PCA8575 2 C-bus with interrupt peak temperature time 001aac844 © NXP B.V. 2007. All rights reserved. ...
Page 28
... V changed from <tbd> 4.5 V changed from <tbd> input capacitance changed row o Objective data sheet Rev. 02 — 21 March 2007 PCA8575 2 C-bus with interrupt Change notice Supersedes - PCA8575_1 , off-state input/output capacitance; io(off © NXP B.V. 2007. All rights reserved ...
Page 29
... Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners C-bus — logo is a trademark of NXP B.V. http://www.nxp.com salesaddresses@nxp.com Rev. 02 — 21 March 2007 PCA8575 2 C-bus with interrupt © NXP B.V. 2007. All rights reserved ...
Page 30
... START and STOP conditions . . . . . . . . . . . . . 12 9.2 System configuration . . . . . . . . . . . . . . . . . . . 12 9.3 Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . 13 10 Application design-in information . . . . . . . . . 14 10.1 Bidirectional I/O expander applications . . . . . 14 10.2 High current-drive load applications . . . . . . . . 14 10.3 Differences between the PCA8575 and the PCF8575 Limiting values Static characteristics Dynamic characteristics . . . . . . . . . . . . . . . . . 17 14 Package outline . . . . . . . . . . . . . . . . . . . . . . . . 19 15 Handling information Soldering ...