adc12dl066civs National Semiconductor Corporation, adc12dl066civs Datasheet
adc12dl066civs
Available stocks
Related parts for adc12dl066civs
adc12dl066civs Summary of contents
Page 1
... An evaluation board is available to ease the evalua- tion process. Connection Diagram TRI-STATE ® registered trademark of National Semiconductor Corporation. © 2005 National Semiconductor Corporation Features n Choice of Binary or 2’s complement output format n Single +3.3V Supply Operation n Internal Sample-and-Hold n Outputs 2 ...
Page 2
... Ordering Information Industrial (−40˚C ≤ T ADC12DL066CIVS ADC12DL066EVAL Block Diagram www.national.com ≤ +85˚C) Package A 64 Pin TQFP Evaluation Board 2 20055202 ...
Page 3
Pin Descriptions and Equivalent Circuits Pin No. Symbol ANALOG I A− B− REF 11 INT/EXT REF ...
Page 4
Pin Descriptions and Equivalent Circuits Pin No. Symbol 24–29 DA0–DA11 34–39 42–47 DB0–DB11 52–57 ANALOG POWER 9, 18 10, 17, AGND 20, 61, 64 DIGITAL POWER 33 32, 49 DGND ...
Page 5
Absolute Maximum Ratings (Notes Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications – Voltage on Any ...
Page 6
Converter Electrical Characteristics Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V +2.5V 0V, INT/EXT REF pin = +3.3V Boldface limits apply for ...
Page 7
DC and Logic Electrical Characteristics Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V, V +2.5V 0V, INT/EXT REF pin = +3.3V, V face limits apply for ...
Page 8
AC Electrical Characteristics Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V, V +2.5V 0V, INT/EXT REF pin = +3.3V, V face limits apply for ...
Page 9
Specification Definitions APERTURE DELAY is the time after the rising edge of the clock to when the input signal is acquired or held for conver- sion. APERTURE JITTER (APERTURE UNCERTAINTY) is the variation in aperture delay from sample to sample. ...
Page 10
Timing Diagram Transfer Characteristic www.national.com Output Timing FIGURE 1. Transfer Characteristic 10 20055209 20055210 ...
Page 11
Typical Performance Characteristics unless otherwise stated DNL DNL vs DNL vs. f CLK +3.3V 20055218 20055221 20055219 11 = +2.5V MHz MHz CLK IN ...
Page 12
Typical Performance Characteristics unless otherwise stated (Continued) DNL vs. Clock Duty Cycle DNL vs. Temperature SNR, SINAD, SFDR vs. V www.national.com +3.3V 20055220 20055222 SNR, SINAD, SFDR vs 20055233 12 ...
Page 13
Typical Performance Characteristics unless otherwise stated (Continued) SNR, SINAD, SFDR vs. CLOCK DUTY CYCLE SNR, SINAD, SFDR vs. V Distortion vs +3.3V 20055229 SNR, SINAD, SFDR vs. Temperature REF 20055231 20055240 ...
Page 14
Typical Performance Characteristics unless otherwise stated (Continued) Distortion vs. Clock Duty Cycle Distortion vs vs www.national.com +3.3V 20055237 REF 20055238 20055243 14 = +2.5V MHz, ...
Page 15
Typical Performance Characteristics unless otherwise stated (Continued) SPECTRAL PLOT MHz +3.3V +2.5V IMD PERFORMANCE, F 20055262 MHz MHz CLK IN ...
Page 16
Functional Description Operating on a single +3.3V supply, the ADC12DL066 uses a pipeline architecture and has error correction circuitry to help ensure maximum performance. The differential analog input signal is digitized to 12 bits. The user has the choice of ...
Page 17
Applications Information frequency inputs, angular errors result in a reduction of the effective full scale input. For complex waveforms, however, angular errors will result in distortion. FIGURE 2. Expected Input Signal Range For single frequency sine waves with angular errors ...
Page 18
Applications Information FIGURE 4. Application Circuit using Transformer or Differential Op-Amp Drive Circuit FIGURE 5. Differential Drive Circuit using a fully differential amplifier. For undersampling applications, the RC pole should be set at about 1 times the maximum ...
Page 19
Applications Information erally be about V /2, but V A and V REF source as long as no d.c. current is drawn from either CM of these pins. 2.0 DIGITAL INPUTS Digital TTL/CMOS compatible inputs consist of ...
Page 20
Applications Information to the ground plane will reduce this problem. Additionally, bus capacitance beyond the specified 15 pF/pin will cause t to increase, making it difficult to properly latch the ADC OD output data. The result could be an apparent ...
Page 21
Applications Information Capacitive coupling between the typically noisy digital cir- cuitry and the sensitive analog circuitry can lead to poor performance. The solution is to keep the analog circuitry separated from the digital circuitry, and to keep the clock line ...
Page 22
Applications Information If the amplifier exhibits overshoot, ringing, or any evidence of instability, even at a very low level, it will degrade perfor- mance. A small series resistor at each amplifier output and a capacitor at the analog inputs (as ...
Page 23
... Deutsch Tel: +49 (0) 69 9508 6208 English www.national.com Français Tel: +33 ( 8790 64-Lead TQFP Package Ordering Number ADC12DL066CIVS NS Package Number VECO64A 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system affect its safety or effectiveness ...