adv7310 Analog Devices, Inc., adv7310 Datasheet - Page 16

• Manufacturer Part Number: adv7310
• Description: Multiformat 216 Mhz Video Encoder With Six Nsv 12-bit Dacs
• Manufacturer: Analog Devices, Inc.

ADV7310/ADV7311
MPU PORT DESCRIPTION
The ADV7310/ADV7311 support a 2-wire serial (I
ible) microprocessor bus driving multiple peripherals. Two inputs,
serial data (SDA) and serial clock (SCL), carry information
between any device connected to the bus and the ADV7310/
ADV7311. Each slave device is recognized by a unique address.
The ADV7310/ADV7311 have four possible slave addresses for
both read and write operations. These are unique addresses for
each device and are illustrated in Figure 17. The LSB sets
either a read or write operation. Logic 1 corresponds to a read
operation, while Logic 0 corresponds to a write operation. A1 is
set by setting the ALSB pin of the ADV7310/ADV7311 to
Logic 0 or Logic 1. When ALSB is set to 1, there is greater
input bandwidth on the I
transfers on this bus. When ALSB is set to 0, there is reduced
input bandwidth on the I
less than 50 ns will not pass into the I
This mode is recommended for noisy systems.
To control the various devices on the bus, the following protocol
must be followed. First the master initiates a data transfer by
establishing a start condition, defined by a high-to-low transi-
tion on SDA while SCL remains high. This indicates that
an address/data stream will follow. All peripherals respond to
the start condition and shift the next eight bits (7-bit address +
R/W bit). The bits are transferred from MSB down to LSB. The
peripheral that recognizes the transmitted address responds by
pulling the data line low during the ninth clock pulse. This is
known as an acknowledge bit. All other devices withdraw from
the bus at this point and maintain an idle condition. The idle
condition is where the device monitors the SDA and SCL lines
waiting for the start condition and the correct transmitted address.
The R/W bit determines the direction of the data.
Figure 17. ADV7310 Slave Address = D4h
Figure 18. ADV7311 Slave Address = 54h
1
0
1
1
0
0
2
2
C lines, which allows high speed data
C lines, which means that pulses of
1
1
0
0
1
1
SET UP BY
SET UP BY
ADDRESS
CONTROL
ADDRESS
CONTROL
2
C internal controller.
ALSB
ALSB
A1
A1
READ/WRITE
READ/WRITE
CONTROL
0
1
CONTROL
0
1
WRITE
READ
WRITE
READ
X
X
2
C compat-
–16–
A Logic 0 on the LSB of the first byte means that the master
will write information to the peripheral. A Logic 1 on the LSB
of the first byte means that the master will read information
from the peripheral.
The ADV7310/ADV7311 acts as a standard slave device on
the bus. The data on the SDA pin is 8 bits long, supporting the
7-bit addresses plus the R/W bit. It interprets the first byte as
the device address and the second byte as the starting subaddress.
There is a subaddress auto-increment facility. This allows data
to be written to or read from registers in ascending subaddress
sequence starting at any valid subaddress. A data transfer is
always terminated by a stop condition. The user can also access
any unique subaddress register on a one-by-one basis without
having to update all the registers.
Stop and start conditions can be detected at any stage during the
data transfer. If these conditions are asserted out of sequence
with normal read and write operations, then they cause an
immediate jump to the idle condition. During a given SCL high
period, the user should only issue one start condition, one stop
condition, or a single stop condition followed by a single start
condition. If an invalid subaddress is issued by the user, the
ADV7310/ADV7311 will not issue an acknowledge and will return
to the idle condition. If in auto-increment mode the user exceeds
the highest subaddress, the following action will be taken:
1. In read mode, the highest subaddress register contents
2. In write mode, the data for the invalid byte will not be loaded
Before writing to the subcarrier frequency registers, it is a require-
ment that the ADV7310/ADV7311 has been reset at least once
after power-up.
The four subcarrier frequency registers must be updated, starting
with subcarrier frequency register 0 through subcarrier frequency
register 3. The subcarrier frequency will not update until the last
subcarrier frequency register byte has been received by the
ADV7310/ADV7311.
Figure 19 illustrates an example of data transfer for a write
sequence and the start and stop conditions. Figure 20 shows
bus write and read sequences.
SCLOCK
SDATA
will continue to be output until the master device issues
a no-acknowledge. This indicates the end of a read.
A no-acknowledge condition is when the SDA line is not
pulled low on the ninth pulse.
into any subaddress register, a no-acknowledge will be issued
by the ADV7310/ADV7311, and the part will return to the
idle condition.
START ADRR R/W ACK SUBADDRESS ACK
S
1–7
Figure 19. Bus Data Transfer
8
9
1–7
8
9
DATA
1–7
8
ACK
REV. A
9
STOP
P