xc2c64a-7pcg44i Xilinx Corp., xc2c64a-7pcg44i Datasheet
xc2c64a-7pcg44i
Available stocks
Related parts for xc2c64a-7pcg44i
xc2c64a-7pcg44i Summary of contents
Page 1
... Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice. DS311 (v2.2) March 8, 2007 Product Specification 0 XC2C64A CoolRunner-II CPLD Product Specification 0 0 Description The CoolRunner-II 64-macrocell device is designed for both high performance and low power applications ...
Page 2
... Resetable binary counter (one counter per function block). 2 LVTTL input buffer and Push-Pull output buffer. The LVCMOS standard is used in 3.3V, 2.5V, 1.8V applications. CoolRunner-II CPLDs are also 1.5V I/O compatible with the use of Schmitt-trigger inputs. Table 1: I/O Standards for XC2C64A IOSTANDARD Attribute LVTTL LVCMOS33 LVCMOS25 ...
Page 3
... CCIO V = 1.9V 3.6V CC CCIO MHz MHz MHz MHz MHz 3.9V IN CCIO 3.9V IN CCIO www.xilinx.com XC2C64A CoolRunner-II CPLD Value Units –0.5 to 2.0 –0.5 to 4.0 –0.5 to 4.0 –0.5 to 4.0 –0.5 to 4.0 –0.5 to 4.0 –65 to +150 °C +150 °C Min Max Units 1.7 1.9 V 1.7 1 ...
Page 4
... XC2C64A CoolRunner-II CPLD LVCMOS 3.3V and LVTTL 3.3V DC Voltage Specifications Symbol Parameter V Input source voltage CCIO V High level input voltage IH V Low level input voltage IL V High level output voltage OH V Low level output voltage OL LVCMOS 2.5V DC Voltage Specifications Symbol Parameter V Input source voltage ...
Page 5
... – CCIO CCIO I = –0 CCIO mA 1.4V OL CCIO I = 0.1 mA 1.4V OL CCIO Test Conditions - - 0 0 www.xilinx.com XC2C64A CoolRunner-II CPLD Min. Max. Units 1.4 1 CCIO CCIO 0 CCIO CCIO – 0. – 0 CCIO - 0 0.2 V Min. Max. Units 1 ...
Page 6
... XC2C64A CoolRunner-II CPLD AC Electrical Characteristics Over Recommended Operating Conditions Symbol T Propagation delay single p-term PD1 T Propagation delay OR array PD2 T Direct input register clock setup time SUD T Setup time (single p-term) SU1 T Setup time (OR array) SU2 T Direct input register hold time HD T P-term hold time ...
Page 7
... Output adder OUT15 T Output slew rate adder SLEW15 I/O Standard Time Adder Delays 1.8V CMOS T Hysteresis input adder HYS18 T Output adder OUT18 T Output slew rate adder SLEW DS311 (v2.2) March 8, 2007 Product Specification -5 (1) Min. Max 1.4 0.0 0 www.xilinx.com XC2C64A CoolRunner-II CPLD -7 Min. Max. Units 1.7 - 2.4 2.6 - 4.0 1.6 - 2.5 2.4 - 3.5 2.7 - 3.9 1.9 - 2.8 5.3 - 6.1 2.0 - 2.5 0.5 - 0.8 0.4 - 0.8 0.5 - 0 ...
Page 8
... XC2C64A CoolRunner-II CPLD Internal Timing Parameters (Continued) Symbol Parameter I/O Standard Time Adder Delays 2.5V CMOS T Standard input adder IN25 T Hysteresis input adder HYS25 T Output adder OUT25 T Output slew rate adder SLEW25 I/O Standard Time Adder Delays 3.3V CMOS/TTL T Standard input adder IN33 T Hysteresis input adder ...
Page 9
... Switching Characteristics 1.8V CCIO 5.5 5.0 4.5 4.0 3.5 3 Number of Outputs Switching Figure 2: Derating Curve for T AC Test Circuit Figure 3: AC Load Circuit DS311 (v2.2) March 8, 2007 Product Specification Typical I/O Output Curves DS092_02_092302 PD www.xilinx.com XC2C64A CoolRunner-II CPLD Vo Output Volts Figure 4: Typical I/O Output Curves Vdde1 1.5V 1.8V 2.5V 3.3V 9 ...
Page 10
... XC2C64A CoolRunner-II CPLD Pin Descriptions Function Block Macrocell 1(GTS1) 9 1(GTS0) 10 1(GTS3) 11 1(GTS2) 12 1(GSR 2(GCK0) 7 2(GCK1 2(GCK2 ...
Page 11
... XC2C64A CoolRunner-II CPLD CP56 VQ100 I/O Banking C4 91 Bank Bank Bank Bank Bank Bank Bank Bank Bank 2 A10 72 Bank 2 B10 71 Bank 2 ...
Page 12
... XC2C64A CoolRunner-II CPLD XC2C64A Global, JTAG, Power/Ground and No Connect Pins Pin Type TCK TDI TDO TMS V (JTAG supply CCAUX voltage) Power internal ( Power bank 1 I CCIO1 Power bank 2 I CCIO2 Ground 10, 23 connects Total user I/O Ordering Information Device Ordering No. ...
Page 13
... Part Marking No. Spacing XC2C64A-5VQG100C 0.5mm XC2C64A-7VQG100C 0.5mm XC2C64A-7PC44I 1.27mm XC2C64A-7VQ44I 0.8mm XC2C64A-7QFG48I 0.5mm XC2C64A-7CP56I 0.5mm XC2C64A-7VQ100I 0.5mm XC2C64A-7PCG44I 1.27mm XC2C64A-7VQG44I 0.8mm XC2C64A-7CPG56I 0.5mm XC2C64A-7VQG100I 0.5mm Notes Commercial (T = 0°C to +70°C Industrial (T A Standard Example: XC2C128 -4 TQ Device Speed Grade ...
Page 14
... XC2C64A CoolRunner-II CPLD Package Pinout Diagrams I/O (2) 1 I/O 2 I/O 3 GND 4 VQ44 I/O 5 I/O 6 Top View V 7 CCIO1 I/O 8 TDI 9 TMS 10 TCK 11 Figure 6: VQ44 Package I/O (2) 7 I/O 8 I/O 9 GND 10 PC44 I/O 11 I/O 12 Top View V 13 CCIO1 14 I/O 15 TDI 16 TMS 17 TCK (1) - Global Output Enable (2) - Global Clock (3) - Global Set/Reset ...
Page 15
... AND ARE NOT WARRANTED FOR USE IN APPLICATIONS THAT POSE A RISK OF PHYSICAL HARM OR LOSS OF LIFE. USE OF PRODUCTS IN SUCH APPLICATIONS IS FULLY AT THE RISK OF CUSTOMER SUBJECT TO APPLICABLE LAWS AND REGULATIONS. DS311 (v2.2) March 8, 2007 Product Specification VQ100 Top View Figure 12: VQ100 Package www.xilinx.com XC2C64A CoolRunner-II CPLD I I/O 72 ...
Page 16
... XC2C64A CoolRunner-II CPLD Additional Information Additional information is available for the following CoolRunner-II topics: • XAPP784: Bulletproof CPLD Design Practices • XAPP375: Timing Model • XAPP376: Logic Engine • XAPP378: Advanced Features • XAPP382: I/O Characteristics • XAPP389: Powering CoolRunner-II • XAPP399: Assigning VREF Pins Revision History The following table shows the revision history for this document ...