adsp-2191m Analog Devices, Inc., adsp-2191m Datasheet - Page 2

no-image

adsp-2191m

Manufacturer Part Number
adsp-2191m
Description
Dsp Microcomputer
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADSP-2191M
Manufacturer:
ST
0
Part Number:
adsp-2191mBCA-140
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
adsp-2191mBCAZ-140
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
adsp-2191mBST-140
Manufacturer:
AD
Quantity:
1 831
Part Number:
adsp-2191mBST-140
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
adsp-2191mBSTZ-140
Manufacturer:
MAXIM
Quantity:
101
Part Number:
adsp-2191mBSTZ-140
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
adsp-2191mKCA-160
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
adsp-2191mKCA-160
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
adsp-2191mKCAZ-160
Manufacturer:
ADI
Quantity:
166
Part Number:
adsp-2191mKSTZ-160
Manufacturer:
AD
Quantity:
1 000
Part Number:
adsp-2191mKSTZ-160
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADSP-2191M
INTEGRATION FEATURES
160K Bytes On-Chip RAM Configured as 32K Words 24-Bit
Dual-Purpose 24-Bit Memory for Both Instruction and
Independent ALU, Multiplier/Accumulator, and Barrel
Unified Memory Space Allows Flexible Address Genera-
Powerful Program Sequencer Provides Zero-Overhead
Enhanced Interrupt Controller Enables Programming of
SYSTEM INTERFACE FEATURES
Host Port with DMA Capability for Glueless 8- or 16-Bit
16-Bit External Memory Interface for up to 16M Words of
Three Full-Duplex Multichannel Serial Ports, with
Two SPI-Compatible Ports with DMA Support
UART Port with DMA Support
16 General-Purpose I/O Pins with Integrated Interrupt
Three Programmable Interval Timers with PWM
Up to 11 DMA Channels Can Be Active at Any Given Time
On-Chip Boot ROM for Automatic Booting from External
Programmable PLL Supports 1
IEEE JTAG Standard 1149.1 Test Access Port Supports
2.5 V Internal Operation and 3.3 V I/O
144-Lead LQFP and 144-Ball Mini-BGA Packages
Memory RAM and 32K Words 16-Bit Memory RAM
Data Storage
Shifter Computational Units with Dual 40-Bit
Accumulators
tion, Using Two Independent DAG Units
Looping and Conditional Instruction Execution
Interrupt Priorities and Nesting Modes
Host Interface
Addressable Memory Space
Support for H.100 and up to 128 TDM Channels with
A-Law and -Law Companding Optimized for Telecom-
munications Systems
Support
Generation, PWM Capture/Pulsewidth Measurement,
and External Event Counter Capabilities
for High I/O Throughput
8- or 16-Bit Host Device, SPI ROM, or UART with
Autobaud Detection
Multiplication and Can Be Altered during Runtime
On-Chip Emulation and System Debugging
to 32
Input Frequency
–2–
TABLE OF CONTENTS
GENERAL DESCRIPTION . . . . . . . . . . . . . . . . . . . . .3
PIN FUNCTION DESCRIPTIONS . . . . . . . . . . . . . .15
SPECIFICATIONS . . . . . . . . . . . . . . . . . . . . . . . . . . .18
OUTLINE DIMENSIONS . . . . . . . . . . . . . . . . . . . . .47
ORDERING GUIDE . . . . . . . . . . . . . . . . . . . . . . . . .48
Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .48
DSP Core Architecture . . . . . . . . . . . . . . . . . . . . . . . .3
DSP Peripherals Architecture . . . . . . . . . . . . . . . . . . .4
Memory Architecture . . . . . . . . . . . . . . . . . . . . . . . . .5
Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6
DMA Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7
Host Port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7
DSP Serial Ports (SPORTs) . . . . . . . . . . . . . . . . . . . .8
Serial Peripheral Interface (SPI) Ports . . . . . . . . . . . . .9
UART Port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9
Programmable Flag (PFx) Pins . . . . . . . . . . . . . . . . . .9
Low Power Operation . . . . . . . . . . . . . . . . . . . . . . . .10
Clock Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
Power Supplies . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
Booting Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
Bus Request and Bus Grant . . . . . . . . . . . . . . . . . . .12
Instruction Set Description . . . . . . . . . . . . . . . . . . . .13
Development Tools . . . . . . . . . . . . . . . . . . . . . . . . . .13
Additional Information . . . . . . . . . . . . . . . . . . . . . . .15
ABSOLUTE MAXIMUM RATINGS . . . . . . . . . . .19
ESD SENSITIVITY . . . . . . . . . . . . . . . . . . . . . . . . .19
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . .19
TIMING SPECIFICATIONS . . . . . . . . . . . . . . . . .20
Output Drive Currents . . . . . . . . . . . . . . . . . . . . . . .40
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . .40
Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . .40
Environmental Conditions . . . . . . . . . . . . . . . . . . . .41
144-Lead LQFP Pinout . . . . . . . . . . . . . . . . . . . . . .43
144-Lead Mini-BGA Pinout . . . . . . . . . . . . . . . . . . .45
REV. A

Related parts for adsp-2191m