mc33937 Freescale Semiconductor, Inc, mc33937 Datasheet
mc33937
Available stocks
Related parts for mc33937
mc33937 Summary of contents
Page 1
... MCU OR DSP Figure 1. 33937 Simplified Application Diagram * This document contains certain information on a new product. Specifications and information herein are subject to change without notice. © Freescale Semiconductor, Inc., 2008. All rights reserved. Device MCZ33937EK/R2 33937 VPUMP VSUP PUMP PA_HS_G VPWR ...
Page 2
INTERNAL BLOCK DIAGRAM PUMP VPUMP MAIN CHARGE PUMP PGND OSCILLATOR RST INT EN1 EN2 3 PX_HS 3 PX_LS CS SI SCLK SO 3 PHASEX + OC_OUT - OVER-CUR. GND(2) COMP. VSS OC_TH AMP_OUT Figure 2. 33937 Simplified Internal Block Diagram ...
Page 3
PHASEA VPUMP PHASEB PHASEC Transparent Top View AMP_OUT OC_OUT Table 1. 33937 Pin Definitions A functional description of each pin can be found in the Pin Pin Name Pin Function 1 PHASEA Digital Output 2 PGND Ground 3 EN1 Digital ...
Page 4
PIN CONNECTIONS Table 1. 33937 Pin Definitions (continued) A functional description of each pin can be found in the Pin Pin Name Pin Function 12 PA_HS Digital Input 13 PA_LS Digital Input 14 VDD Analog Output 15 PB_HS Digital Input ...
Page 5
Table 1. 33937 Pin Definitions (continued) A functional description of each pin can be found in the Pin Pin Name Pin Function 45 PA_LS_G Power Output Phase A Low Side Gate 46 PA_HS_S Power Input 47 PA_HS_G Power Output 48 ...
Page 6
ELECTRICAL CHARACTERISTICS MAXIMUM RATINGS Table 2. Maximum Ratings All voltages are with respect to V unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent SS damage to the device. Ratings ELECTRICAL RATINGS VSUP Supply Voltage Normal Operation ...
Page 7
Table 2. Maximum Ratings (continued) All voltages are with respect to V unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent SS damage to the device. Ratings (6) ESD Voltage Human Body Model - HBM (All pins ...
Page 8
ELECTRICAL CHARACTERISTICS STATIC ELECTRICAL CHARACTERISTICS STATIC ELECTRICAL CHARACTERISTICS Table 3. Static Electrical Characteristics Characteristics noted under conditions 8.0 V ≤ V values noted reflect the approximate parameter means at T Characteristic POWER INPUTS (10) VPWR Supply Voltage Startup Threshold VSUP ...
Page 9
Table 3. Static Electrical Characteristics (continued) Characteristics noted under conditions 8.0 V ≤ V values noted reflect the approximate parameter means at T Characteristic CHARGE PUMP Charge Pump High Side Switch On-Resistance Low Side Switch On-Resistance (15), (17) Regulation Threshold ...
Page 10
ELECTRICAL CHARACTERISTICS STATIC ELECTRICAL CHARACTERISTICS Table 3. Static Electrical Characteristics (continued) Characteristics noted under conditions 8.0 V ≤ V values noted reflect the approximate parameter means at T Characteristic OVER-CURRENT COMPARATOR (22) Common Mode Input Range Input Offset Voltage Over-current ...
Page 11
Table 3. Static Electrical Characteristics (continued) Characteristics noted under conditions 8.0 V ≤ V values noted reflect the approximate parameter means at T Characteristic CURRENT SENSE AMPLIFIER (CONTINUED) Input Offset Current AMP_P AMP_N (28) ...
Page 12
ELECTRICAL CHARACTERISTICS STATIC ELECTRICAL CHARACTERISTICS Table 3. Static Electrical Characteristics (continued) Characteristics noted under conditions 8.0 V ≤ V values noted reflect the approximate parameter means at T Characteristic SUPERVISORY AND CONTROL CIRCUITS (31) Logic Inputs (Px_LS, Px_HS, EN1, EN2) ...
Page 13
DYNAMIC ELECTRICAL CHARACTERISTICS Table 4. Dynamic Electrical Characteristics Characteristics noted under conditions 8.0 V ≤ V values noted reflect the approximate parameter means at T Characteristic INTERNAL REGULATORS V Power-Up Time (Until INT High) DD 8.0 V ≤ V (36) ...
Page 14
ELECTRICAL CHARACTERISTICS DYNAMIC ELECTRICAL CHARACTERISTICS Table 4. Dynamic Electrical Characteristics (continued) Characteristics noted under conditions 8.0 V ≤ V values noted reflect the approximate parameter means at T Characteristic GATE DRIVE (CONTINUED) (42), (43) Duty Cycle (42), (43) 100% Duty ...
Page 15
Table 4. Dynamic Electrical Characteristics (continued) Characteristics noted under conditions 8.0 V ≤ V values noted reflect the approximate parameter means at T Characteristic CURRENT SENSE AMPLIFIER (CONTINUED) (48) Output Rise Time to 90 1.0 kΩ ...
Page 16
ELECTRICAL CHARACTERISTICS DYNAMIC ELECTRICAL CHARACTERISTICS Table 4. Dynamic Electrical Characteristics (continued) Characteristics noted under conditions 8.0 V ≤ V values noted reflect the approximate parameter means at T Characteristic SPI INTERFACE TIMING Maximum Frequency of SPI Operation Internal Time Base ...
Page 17
CS 0 SCLK SOEN DO ...
Page 18
ELECTRICAL CHARACTERISTICS TIMING DIAGRAMS Px_HS Px_HS _G 50% Px_LS Px_LS_G Figure 7. Driver Turn-On Time and Turn-On Delay 50% Px_HS Px_HS_G Px_ LS Px_LS_G Figure 8. Driver Turn-Off Time and Turn-Off Delay 33937 18 50% 10V t D_ONH t ONH ...
Page 19
To P rotection Circuits Figure 9. Current Amplifier and Input Waveform (V Figure 10. Typical Amplifier Open-Loop Gain and Phase Margin vs Frequency Analog Integrated Circuit Device Data Freescale Semiconductor AMP_P + V ...
Page 20
ELECTRICAL CHARACTERISTICS TIMING DIAGRAMS Typical Trickle Charge Pump Supply Voltage and Margin Figure 11. Typical Trickle Charge Pump Supply Voltage and Current Margin vs Supply Voltage Trickle Charge Pump Load Margin ...
Page 21
Trickle Charge Pump Load Margin and Supply Voltage at HS_S=Vsup=24V 9 8.5 8 7.5 7 6.5 6 5 Figure 13. Typical Voltage and Load Margin For Increasing Junction Temperature HS_S Trickle ...
Page 22
FUNCTIONAL DESCRIPTIONS INTRODUCTION The 33937 provides an interface between an MCU and the large FETs used to drive three-phase loads. A typical load FET may have an on-resistance of 4.0 m Ω or less and could require a gate charge ...
Page 23
A power-on-reset (POR) circuit monitors this pin and until the voltage rises above the threshold, the internal logic will be reset; driver outputs will be tri-stated and SPI communication disabled. The VDD regulator can be disabled by asserting the RST ...
Page 24
FUNCTIONAL DESCRIPTIONS INTRODUCTION off the Low Side FET. A low-impedance drive ensures transient currents do not overcome an off-state driver and allow pulses of current to flow in the external FET. This output has been designed to resist the influence ...
Page 25
VLS REGULATOR (VLS) VLS is the gate drive power supply regulated at approximately 15 V. This is an internally generated supply from VPWR the source for the Low Side gate drive voltage, and also the High Side bootstrap ...
Page 26
... FUNCTIONAL INTERNAL BLOCK DESCRIPTION INTRODUCTION FUNCTIONAL INTERNAL BLOCK DESCRIPTION MC33937 - Functional Block Diagram Integrated Supply 5V Regulator Sensing & Protection Hold-off Temperature Current Sense Fault Register Phase Control Integrated Supply Figure 15. Functional Internal Block Description All functions of the IC can be described as the following five major functional blocks: • ...
Page 27
FET was commanded off (see Figure 16). PA _HS PA_LS De adt ime De lay PA_HS_G PA_LS_G Figure 16. Edge Sensitive Logic Inputs (Phase A) BOOTSTRAP SUPPLY (VLS) This is the portion of the IC providing current to recharge ...
Page 28
FUNCTIONAL INTERNAL BLOCK DESCRIPTION INTRODUCTION supplying external current loads. These limits are based on maintaining the voltage at CBOOT at least 3.0 V greater than the voltage on the HS_S for that phase. If this voltage differential becomes less than ...
Page 29
VLS 3 x T-Lim High Px_BOOT -Side HS Driver Control VSUP Px_HS_G + Desat. 1.4V - Comp. Px_HS_S Low VSUP -Side LS Phase Driver R Control Comp. Px_LS_G R Px_LS_S To Current VLS_CAP Sense Amplif. Px_HS_G t BLANK Deadtime t ...
Page 30
FUNCTIONAL INTERNAL BLOCK DESCRIPTION INTRODUCTION HOLD OFF CIRCUIT The IC guarantees the output FETs are turned off in the absence means of the Hold off circuit PWR small current source, generated from VSUP, ...
Page 31
FUNCTIONAL DEVICE OPERATION RESET AND ENABLE The 33937 has three power modes of operation described in Table 5. There are three global control inputs (RST, EN1, EN2), which together with the status of the VDD and VLS, control the behavior ...
Page 32
FUNCTIONAL DEVICE OPERATION LOGIC COMMANDS AND REGISTERS COMMAND DESCRIPTIONS The IC contains internal registers to control the various operating parameters, modes, and interrupt characteristics. These commands are sent and status is read via 8-bit SPI commands. The IC will use ...
Page 33
NULL COMMANDS This command is sent by sending binary 000x xxxx data. This can be used to read IC status in the SPI return word. Message 000x xx00 reads Status Register 0. Message 000x xx01 through 000x xx11 read additional ...
Page 34
FUNCTIONAL DEVICE OPERATION LOGIC COMMANDS AND REGISTERS Table 11. Setting Interrupt Masks Mask:bit MASK0:0 Over-temperature on any gate drive output generates an interrupt if this bit is set. MASK0:1 Desaturation event on any output generates an interrupt if this bit ...
Page 35
DEADTIME COMMAND Deadtime prevents the turn-on of both transistors in the same phase until the deadtime has expired. The deadtime timer starts when a FET is commanded off (see Figure 16). The deadtime control is disabled by enabling the FULLON ...
Page 36
FUNCTIONAL DEVICE OPERATION LOGIC COMMANDS AND REGISTERS STATUS REGISTERS After any SPI command, the status of the IC is reported in the return value from the SPI port. There are four variants of the NULL command used to read various ...
Page 37
Status Register 1 (MODE Bits) This register is read by sending the NULL1 command (000x xx01). This is guaranteed to not affect IC operation and returns the following data: Table 15. Status Register 1 SPI Data Bits 7 6 Results ...
Page 38
FUNCTIONAL DEVICE OPERATION LOGIC COMMANDS AND REGISTERS IC Initialization Here is a possible flow to initialize the IC and its software environment. 1. Apply power ( module SYS 1.1. With RST still low, VSUP current will be low ...
Page 39
PROTECTION AND DIAGNOSIS FEATURES Table 18. 33937 Fault Protection No. Fault Cause 1 Phase Output Wire harness shorted to Shorted to VSUP battery (High Side FET Drain-to-Source short on the Shorted) High Side FET 2 Phase Output Wire harness shorted ...
Page 40
TYPICAL APPLICATIONS PROTECTION AND DIAGNOSIS FEATURES Figure 22. Typical Application Diagram Using Charge Pump (+12V Battery System) 33937 40 TYPICAL APPLICATIONS Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 41
Figure 23. High Voltage Application Diagram (+42V Battery System) Analog Integrated Circuit Device Data Freescale Semiconductor TYPICAL APPLICATIONS PROTECTION AND DIAGNOSIS FEATURES 33937 41 ...
Page 42
TYPICAL APPLICATIONS PROTECTION AND DIAGNOSIS FEATURES 1 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0 Figure 24. Power Dissipation Profile of Application Using Charge Pump Reference application with: • Pump capacitor: 1.0 μ F MLC • ...
Page 43
Figure 25. Power Dissipation Profile of Application Not Using Charge Pump Reference application with: • Output FET gate charge: 240 nC ...
Page 44
PACKAGING PACKAGING DIMENSION For the most current package revision, visit www.freescale.com and perform a keyword search using the “98A” listed below. 33937 44 PACKAGING PACKAGING DIMENSION EK SUFFIX (PB-FREE) 54-PIN 98ASA99334D ISSUE C Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 45
Analog Integrated Circuit Device Data Freescale Semiconductor PACKAGING DIMENSION (CONTINUED) EK SUFFIX (PB-FREE) 54-PIN 98ASA99334D ISSUE C PACKAGING PACKAGING DIMENSION (CONTINUED) 33937 45 ...
Page 46
REVISION HISTORY REVISION DATE DESCRIPTION OF CHANGES 6/2008 • Initial Release 1.0 • Updated specifications for current sense amplifier and overcurrent comparator 7/2008 2.0 • Added Gain/Phase curves for current sense amplifier • Added typical curves for load margin on ...
Page 47
... Freescale Semiconductor was negligent regarding the design or manufacture of the part. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc., 2008. All rights reserved. ...