ptn3500dh NXP Semiconductors, ptn3500dh Datasheet - Page 3

no-image

ptn3500dh

Manufacturer Part Number
ptn3500dh
Description
Maintenance And Control Device
Manufacturer
NXP Semiconductors
Datasheet
via a pull-up resistor when connected to the output stages of a device.
Philips Semiconductors
CHARACTERISTICS OF THE I
The I
or modules. The two lines are a serial data line (SDA) and a serial
clock line (SCL). Both lines must be connected to a positive supply
Data transfer may be initiated only when the bus is not busy.
Bit transfer
One data bit is transferred during each clock phase. The data on the
SDA line must remain stable during the HIGH period of the clock
pulse as changes in the data line at this time will be interpreted as
control signals (See Figure 3).
2001 Jan 17
Maintenance and control device
2
C-bus is for 2-way, 2-line communication between different ICs
SCL
SDA
SDA
SCL
TRANSMITTER/
RECEIVER
MASTER
SDA
SCL
START CONDITION
2
C-BUS
S
Figure 4. Definition of start and stop conditions
RECEIVER
SLAVE
Figure 5. System configuration
DATA VALID
DATA LINE
STABLE;
Figure 3. Bit transfer
TRANSMITTER/
RECEIVER
SLAVE
3
ALLOWED
CHANGE
OF DATA
Start and stop conditions
Both data and clock lines remain HIGH when the bus is not busy. A
HIGH-to-LOW transition of the data line, while the clock is HIGH is
defined as the start condition (S). A LOW-to-HIGH transition of the
data line while the clock is HIGH is defined as the stop condition (P)
(see Figure 4).
System configuration
A device generating a message is a “transmitter”, a device receiving
is the “receiver”. The device that controls the message is the
“master” and the devices which are controlled by the master are the
“slaves” (see Figure 5).
TRANSMITTER
MASTER
STOP CONDITION
P
SW00542
TRANSMITTER/
RECEIVER
MASTER
SW00543
SW00544
SDA
SCL
Product specification
PTN3500

Related parts for ptn3500dh