cbtl06dp211 NXP Semiconductors, cbtl06dp211 Datasheet - Page 5

no-image

cbtl06dp211

Manufacturer Part Number
cbtl06dp211
Description
Cbtl06dp211 Displayport Gen1 2 1 Multiplexer
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cbtl06dp211EE
Manufacturer:
NXP
Quantity:
3 605
Part Number:
cbtl06dp211EE,118
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
cbtl06dp211EE118
Manufacturer:
NXPSemicondu
Quantity:
3 410
NXP Semiconductors
Table 2.
CBTL06DP211
Product data sheet
Symbol
GPU_SEL
DDC_AUX_SEL
XSD
TST0
IN1_0+
IN1_0−
IN1_1+
IN1_1−
IN1_2+
IN1_2−
IN1_3+
IN1_3−
IN2_0+
IN2_0−
IN2_1+
IN2_1−
IN2_2+
IN2_2−
IN2_3+
IN2_3−
OUT_0+
OUT_0−
OUT_1+
OUT_1−
OUT_2+
OUT_2−
OUT_3+
OUT_3−
AUX1+
AUX1−
AUX2+
AUX2−
Pin description
6.2 Pin description
Ball
A1
C2
B7
G2
B4
A4
B5
A5
B6
A6
A8
A9
B8
B9
D8
D9
E8
E9
F8
F9
B2
B1
D2
D1
E2
E1
F2
F1
H9
J9
H6
J6
Type
3.3 V low-voltage CMOS
single-ended input
3.3 V low-voltage CMOS
single-ended input
3.3 V low-voltage CMOS
single-ended input
3.3 V low-voltage CMOS
single-ended input
differential I/O
differential I/O
differential I/O
differential I/O
differential I/O
differential I/O
differential I/O
differential I/O
differential I/O
differential I/O
differential I/O
differential I/O
differential I/O
differential I/O
differential I/O
differential I/O
differential I/O
differential I/O
differential I/O
differential I/O
differential I/O
differential I/O
differential I/O
differential I/O
differential I/O
differential I/O
differential I/O
differential I/O
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 21 February 2011
Description
Selects between two multiplexer/switch paths. When HIGH, path 2
left-side is connected to its corresponding right-side I/O. When
LOW, path 1 left-side is connected to its corresponding right-side
I/O.
Selects between DDC and AUX paths. When HIGH, the
DDC_CLKn and DDC_DATn I/Os are connected to their respective
AUX terminals. When LOW, the AUX+ and AUX− I/Os are
connected to their respective AUX terminals.
Shutdown pin. Should be driven HIGH or connected to VDD for
normal operation. When LOW, all paths are switched off
(non-conducting) and supply current consumption is minimized.
Test pin for NXP use only. Should be tied to ground in normal
operation.
Four high-speed differential pairs for DisplayPort or PCI Express
signals, path 1, left-side.
Four high-speed differential pairs for DisplayPort or PCI Express
signals, path 2, left-side.
Four high-speed differential pairs for DisplayPort or PCI Express
signals, right-side.
High-speed differential pair for AUX signals, path 1, left-side.
High-speed differential pair for AUX signals, path 2, left-side.
DisplayPort Gen1 2 : 1 multiplexer
CBTL06DP211
© NXP B.V. 2011. All rights reserved.
5 of 18

Related parts for cbtl06dp211