cbtl02042a NXP Semiconductors, cbtl02042a Datasheet
cbtl02042a
Available stocks
Related parts for cbtl02042a
cbtl02042a Summary of contents
Page 1
... CBTL02042A differential channel, 2-to-1 multiplexer/demultiplexer switch for PCI Express Generation 2 (Gen2), and other high-speed serial interface applications. The CBTL02042A/B can switch two differential signals to one of two locations. Using a unique design technique, NXP has minimized the impedance of the switch such that the ...
Page 2
... A0_P A0_N A1_P A1_N SEL XSD Functional diagram of CBTL02042A; CBTL02042B All information provided in this document is subject to legal disclaimers. Rev. 1 — 10 March 2011 Version SOT764-1 [1] SOT764-1 [1] ...
Page 3
... NXP Semiconductors 6. Pinning information 6.1 Pinning terminal 1 index area a. CBTL02042A Fig 2. 6.2 Pin description Table 2. Symbol A0_P A0_N A1_P A1_N B0_P B0_N B1_P B1_N C0_P C0_N C1_P C1_N SEL CBTL02042A_CBTL02042B Product data sheet CBTL02042A; CBTL02042B 3 differential channel MUX/deMUX switch for PCIe Gen2 ...
Page 4
... Function selection and shutdown function The CBTL02042A/B provides a shutdown function to minimize power consumption when the application is not active, but power to the CBTL02042A/B is provided. The XSD pin (active HIGH) places all channels in high-impedance state (non-conducting) while reducing current consumption to near-zero. When XSD pin is LOW, the device operates normally ...
Page 5
... V, 2 differential channel MUX/deMUX switch for PCIe Gen2 CBTL02042A MINI CARD/ mSATA CONNECTOR CBTL02042A eSATA/USB 3.0 COMBO CONNECTOR Applications using CBTL02042A USB 3.0 CONTROLLER USB 3.0 CONNECTOR Application using CBTL02042B All information provided in this document is subject to legal disclaimers. Rev. 1 — 10 March 2011 eSATA ...
Page 6
... Typical values are 3 Input leakage current is ±50 μA if differential pairs are pulled to HIGH and LOW. [2] CBTL02042A_CBTL02042B Product data sheet CBTL02042A; CBTL02042B 3 differential channel MUX/deMUX switch for PCIe Gen2 Limiting values Parameter supply voltage case temperature electrostatic discharge voltage ...
Page 7
... Typical values are 3 CBTL02042A_CBTL02042B Product data sheet CBTL02042A; CBTL02042B 3 differential channel MUX/deMUX switch for PCIe Gen2 ° +85 C; unless otherwise specified. Conditions channel is OFF f = 100 MHz f = 2.5 GHz channel 100 MHz ...
Page 8
... NXP Semiconductors Fig 5. CBTL02042A_CBTL02042B Product data sheet CBTL02042A; CBTL02042B 3 differential channel MUX/deMUX switch for PCIe Gen2 SEL 0. PZL output 1 0.25V t PZH 0.85V output 2 Output 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control ...
Page 9
... Test PLZ PZL PHZ PZH t PD CBTL02042A_CBTL02042B Product data sheet CBTL02042A; CBTL02042B 3 differential channel MUX/deMUX switch for PCIe Gen2 V IC PULSE GENERATOR load capacitance; includes jig and probe capacitance termination resistance; should be equal All input pulses are supplied by generators having the following characteristics: PRR ≤ 5 MHz; ...
Page 10
... Note 1. Plastic or metal protrusions of 0.075 mm maximum per side are not included. OUTLINE VERSION IEC SOT764 Fig 8. Package outline SOT764-1 (DHVQFN20) CBTL02042A_CBTL02042B Product data sheet CBTL02042A; CBTL02042B 3 differential channel MUX/deMUX switch for PCIe Gen2 2.5 scale ...
Page 11
... Solder bath specifications, including temperature and impurities CBTL02042A_CBTL02042B Product data sheet CBTL02042A; CBTL02042B 3 differential channel MUX/deMUX switch for PCIe Gen2 All information provided in this document is subject to legal disclaimers. Rev. 1 — 10 March 2011 © NXP B.V. 2011. All rights reserved. ...
Page 12
... Moisture sensitivity precautions, as indicated on the packing, must be respected at all times. Studies have shown that small packages reach higher temperatures during reflow soldering, see CBTL02042A_CBTL02042B Product data sheet CBTL02042A; CBTL02042B 3 differential channel MUX/deMUX switch for PCIe Gen2 and 10 SnPb eutectic process (from J-STD-020C) Package reflow temperature (°C) ...
Page 13
... PCI PCIe PRR SATA USB 17. Revision history Table 12. Revision history Document ID CBTL02042A_CBTL02042B v.1 CBTL02042A_CBTL02042B Product data sheet CBTL02042A; CBTL02042B 3 differential channel MUX/deMUX switch for PCIe Gen2 maximum peak temperature = MSL limit, damage level temperature minimum peak temperature = minimum soldering temperature ...
Page 14
... CBTL02042A_CBTL02042B Product data sheet CBTL02042A; CBTL02042B 3 differential channel MUX/deMUX switch for PCIe Gen2 [3] Definition This document contains data from the objective specification for product development. ...
Page 15
... For sales office addresses, please send an email to: CBTL02042A_CBTL02042B Product data sheet CBTL02042A; CBTL02042B 3 differential channel MUX/deMUX switch for PCIe Gen2 NXP Semiconductors’ specifications such use shall be solely at customer’s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors’ ...
Page 16
... Please be aware that important notices concerning this document and the product(s) described herein, have been included in section ‘Legal information’. © NXP B.V. 2011. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com All rights reserved. Date of release: 10 March 2011 Document identifier: CBTL02042A_CBTL02042B ...