isd15100 Winbond Electronics Corp America, isd15100 Datasheet
isd15100
Related parts for isd15100
isd15100 Summary of contents
Page 1
... ISD15100 Series Multi-Message Record/Playback Devices with Digital Audio Interface ISD15100 SERIES Publication Release Date: May 6, 2011 - 1 - Revision 1.3 ...
Page 2
... ARAMETERS 6 ................................................................................................................................... 13 ARAMETERS 6.4.1 Internal Oscillator ......................................................................................................................... 13 6.4.2 Inputs ............................................................................................................................................. 13 6.4.3 Outputs ........................................................................................................................................... 14 6.4.4 SPI Timing ..................................................................................................................................... 15 2 6.4 Timing ...................................................................................................................................... 17 7 APPLICATION DIAGRAM .............................................................................................................. 18 8 PACKAGE SPECIFICATION ......................................................................................................... 19 8 LQFP(7 7 1.4 EAD ORDERING INFORMATION .......................................................................................................... 20 10 REVISION HISTORY.................................................................................................................. 21 ............................................................................................................. 11 ATINGS ........................................................................................................................ 11 2.0 ) .................................................................................... 19 MM FOOTPRINT ISD15100 SERIES Publication Release Date: May 6, 2011 Revision 1.3 ...
Page 3
... When SPI interface is chosen, the sample rate of the audio data sent must be one of the ISD15100 supported sample rates. The ISD15100 series has built-in analog audio inputs, analog audio line driver, and speaker driver output. The two analog audio inputs to the device are: (1) AUXIN has a fixed gain configured by SPI command, and (2) ANAIN/ANAOUT has a fixed gain amplifier with the gain set by two external resistors ...
Page 4
... VOLC: master volume control for PWM, AUDOUT, AUXOUT and I o Operating Voltage: 2.7-3.6V Standby Current: 1uA typical Package: Green 48L-LQFP Temperature Options: Industrial: - ISD15100 SERIES 2 2 S_SDI, I S_SDO for digital audio data 2 S analog inputs Publication Release Date: May 6, 2011 ...
Page 5
... BLOCK DIAGRAM 3 Figure 3-1 ISD15100 Block Diagram, ANAIN Selected Publication Release Date: May 6, 2011 - 5 - ISD15100 SERIES Revision 1.3 ...
Page 6
... Figure 3-2 ISD15100 Block Diagram, MICIN Selected Publication Release Date: May 6, 2011 - 6 - ISD15100 SERIES Revision 1.3 ...
Page 7
... I S_SDI/GPIO7 2 I S_SCK/GPIO6 2 I S_WS/GPIO5 2 I S_SDO/GPIO4 V CCD V SSD V SSD V CCD VREG Figure 4-1 ISD15100 48-Lead LQFP Pin Configuration ISD15100 ISD15100 SERIES ...
Page 8
... Master-In-Slave-Out. Serial output from the ISD15100 to the host. This pin is in tri-state when SSB=1. Serial Clock input to the ISD15100 from the host. Slave Select input to the ISD15100 from the host. When SSB is low device is selected and responds to commands on the SPI interface. Master-Out-Slave-In. Serial input to the ISD15100 from the host. ...
Page 9
... Active low interrupt request pin. This pin is an open-drain output. An output pin to report the status of data transfer on the SPI interface. “High” indicates that ISD15100 is ready to accept new SPI commands or data. Applying power to this pin will reset the chip. (A high pulse of 50ms or more will reset the chip ...
Page 10
... Or, can be configured as MIC+ which, together with MIC-, provides a microphone differential input. If ANAIN/ANAOUT is not used, this pin should be left unconnected. Auxiliary input with the gain set by SPI command If AUXIN is not used, this pin should be left unconnected. This pin should be left unconnected. Publication Release Date: May 6, 2011 - 10 - ISD15100 SERIES Revision 1.3 ...
Page 11
... SSD SSPWM [1] MIN TYP 0.7xV -0 0.7xV OH1 ISD15100 SERIES [1] VALUES 0 130 - +150 0.3V 0.3V – 1.0V -0.3V to +5.0V VALUES -40°C to +85°C +2.7V to +3. 3.6V (V –0.3V +0.3V MAX UNITS CONDITIONS 3 ...
Page 12
... Input Leakage Current [1] Notes: Conditions =3V, T =25° C unless otherwise stated ISD15100 SERIES µA Force Publication Release Date: May 6, 2011 Revision 1.3 ...
Page 13
... MIN TYP V 1000 AUXIN AUXIN GAIN A -0.5 AUXIN (GA) R 20-40 AUXIN =3V, T =25° C unless otherwise stated ISD15100 SERIES MAX UNITS CONDITIONS +10 MHz Vdd = 3V room temperature +5% MHz With 1% precision resistor, 80k-ohm. Vdd = 3V. At room temperature MAX UNITS CONDITIONS mV Peak-to-Peak ...
Page 14
... C unless otherwise stated SYMBOL MIN SINAD AUXIN_AUDOUT SINAD ANAIN_AUDOUT PSRR AUDOUT V BIAS_AUDOUT R 5 L(AUDOUT) C L(AUDOUT AUDOUT =3V, T =25° C unless otherwise stated ISD15100 SERIES [1] MAX UNITS CONDITIONS 80 dB Load Load 5K -40 dB [4] 1 0.1 nF pins. CCA [1] TYP MAX UNITS CONDITIONS ...
Page 15
... VCC=3.0 OUT_SPK THD % R 4 L(SPK) =3V, T =25° C unless otherwise stated SCK T SCKH T SCKL T MOS T MOH T MID T CRBD Figure 0-1 SPI Timing - 15 - ISD15100 SERIES [1] MAX UNITS CONDITIONS 60 dB Load 150 60 dB Load 150 360 mW Load 8 <1% Load SSBHI T SSBH T FALL T MIZD T RBCD ...
Page 16
... Delay Time from SCLK Falling Edge to MISO MID T Delay Time from SCLK Rising Edge to RDY/BSYB CRBD Falling Edge T Delay Time from RDY/BSYB Rising Edge to SCLK RBCD Falling Edge st SCLK Falling Edge Setup Publication Release Date: May 6, 2011 - 16 - ISD15100 SERIES MIN TYP MAX UNIT --- --- 10 ns --- --- ...
Page 17
... IS_SCK Rising Edge to IS_SDI Hold Time SDIH T Delay Time from IS_SCLK Falling Edge to IS_SDO SDOD T SCK T SCKH T SCKL T SDIS T SDIH MSB MSB 2 Figure 0 Timing Publication Release Date: May 6, 2011 - 17 - ISD15100 SERIES T T RISE FALL T WSH T WSS LSB MSB LSB MSB MIN TYP MAX UNIT 60 --- --- ns 25 ...
Page 18
... The following applications example is for references only. It makes no representation or warranty that such applications shall be suitable for the use specified. Each design has to be optimized in its own system for the best performance on voice quality, current consumption, functionalities and etc. ISD15100 Figure 7-1 ISD15100 Application Diagram Publication Release Date: May 6, 2011 - 18 - ISD15100 SERIES Revision 1 ...
Page 19
... PACKAGE SPECIFICATION 8 LQFP(7 7 1.4 EAD FOOTPRINT ISD15100 SERIES Publication Release Date: May 6, 2011 Revision 1.3 ...
Page 20
... ORDERING INFORMATION 9 Duration 02: 2 minute* 04: 4 minute* 08: 8 minute* 16: 16 minute* * Based on 8kHz/4bit ADPCM I151xx FYI Publication Release Date: May 6, 2011 - 20 - ISD15100 SERIES Lead-Free Package Type F: 48L-LQFP Y: Green (RoHS Compliant) I: Industrial - Revision 1.3 ...
Page 21
... May 28, 2008 0.75 Sep 10, 2008 0.80 Feb 10, 2009 0.82 Nov 20, 2009 1.0 July 1, 2010 1.3 May 6, 2011 ISD15100 SERIES Description Initial release. Reset pulse: 50ms. Add a 270-ohm resistor between XTALOUT and crystal. Update spec of internal oscillator. Industrial temp. Update: SPI timing: T maximum 50us. SSBH MICIN input signal: 500mV Revise Block Diagram ...
Page 22
... FAX: 81-45-4781800 Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners. All rights reserved. ChipCorder CA 95134, U.S. ISD15100 SERIES ® ChipCorder ® ® and ISD are trademarks of Nuvoton Technology (Shanghai) Ltd ...