isd5216 Winbond Electronics Corp America, isd5216 Datasheet
isd5216
Available stocks
Related parts for isd5216
isd5216 Summary of contents
Page 1
... ISD5216 minutes voice record/playback device with integrated codec Publication Release Date: Jan. 31, 2006 - 1 - Revision B.4 ...
Page 2
... GENERAL DESCRIPTION The ChipCorder ISD5216 minute Voice and Data Record and Playback system with integrated Voice band CODEC. The device works on a single 2.7V to 3.3V supply, and has fully integrated system functions, including: AGC, microphone preamplifier, speaker driver, memory and CODEC. The CODEC meets the PCM conformance specification of the G.714 recommendation. Its - Law and A-Law compander meets the specification of the ITU-T G ...
Page 3
... SUM1 Volume INP ( ) Control DAO 1 (VLPD) 3 SUM2 ( VLS0 ) VLS1 2 PCM / I2S Interface SCK SDIO SDI CCD CCD - 3 - ISD5216 SUM1 SUM2 Summing FILTO AMP 6 AUX IN ( S2M0 ) 2 S2M1 AUX FILTO AUX OUT OUT AMP SUM2 SPEAKER VOL ARRAY OUT SP+ Spkr. (DIGITAL) ...
Page 4
... CODEC External Clock Configuration ......................................................................13 7.2.4. ChipCorder Analog Array Sampling Frequency With External Clock....................... INTERFACE .................................................................................................................15 7.3.1. System configuration ................................................................................................15 7.3.2. Start and stop conditions ..........................................................................................15 7.3.3. Bit transfer................................................................................................................. 16 7.3.4. ACKNOWLEDGE .....................................................................................................16 7.3.5. Additional ISD5216 flow control................................................................................17 2 7.3. Protocol Addressing............................................................................................17 2 7.3. Slave Address.....................................................................................................19 7.4. I2S SERIAL INTERFACE...................................................................................................20 7.4.1. Serial Data ................................................................................................................ 20 7 ...
Page 5
... Message Cueing.....................................................................................................26 7.6. digital mode ........................................................................................................................ 26 7.6.1. Writing Data .............................................................................................................. 26 7.6.2. Reading Data ............................................................................................................26 7.6.3. Erasing Data ............................................................................................................. 27 7.6.4. Load Configuration Registers ...................................................................................27 7.7. ISD5216 ANALOG STRUCTURE (Left Half) description ..................................................31 7.7.1 Speaker, AUX OUT and Volume Control Description ...............................................33 7.7.2. Microphone and Auxiliary Inputs ..............................................................................34 7.7.3. CODEC Configuration (First Page) ..........................................................................35 7.8. PIN DETAILS...................................................................................................................... 37 7.8.1. Power and Ground Pins............................................................................................37 7.8.2. Digital I/O Pins: ......................................................................................................... 37 7 ...
Page 6
... PACKAGE SPECIFICATIONG ............................................................................................... 70 12.1. PLASTIC THIN SMALL OUTLINE PACKAGE (TSOP) TYPE E DIMENSIONS..............70 12.2. Plastic Small Outline Integrated Circuit (SOIC) DIMENSIONS .......................................71 12.3. Plastic Dual Inline Package (PDIP) Dimensions..............................................................72 13. ORDERING INFORMATION................................................................................................... 73 14. VERSION HISTORY ............................................................................................................... ISD5216 ...
Page 7
... SSA PDIP - 7 - ISD5216 CCD CCD SCL 2 MCLK INT 4 SDA 25 RAC SDIO SSD SSD ISD5216 SDI 8 MICBS 21 NC MIC- 9 AUXOUT SCK MIC SSA 12 ACAP 17 AUX SP- 13 CCA SP+ ...
Page 8
... Positive Analog Supply pin. This pin supplies the low level audio sections for the device. It should be carefully bypassed to Analog Ground to ensure correct device operation Connection - 8 - ISD5216 2 C serial bus used to clock the data into 2 C serial bus. Data is passed between 2 C Slave Address ...
Page 9
... Voice and audio signals are stored directly into solid-state memory in their natural, uncompressed form, providing superior quality voice and music reproduction. The ISD5216 ChipCorder product can be software configured to operate at 4.0, 5.3, 6.4, and 8.0 kHz sampling frequencies, allowing the user a choice of speech quality options. Increasing the duration decreases the sampling frequency and bandwidth, which affects sound quality. The " ...
Page 10
... For more information on available application tools and programmers, please see the Winbond web site at http://www.winbond-usa.com/. The ISD5216 has extremely powerful audio routing functionality where all audio signals can be routed and multiplexed to multiple destinations. A few examples are Simultaneous recording of microphone input and CODEC DAC output for recording both parties - of a phone call ...
Page 11
... MEMORY ORGANIZATION The ISD5216 memory array is arranged as 1888 rows (or pages) of 2048 bits, for a total memory of 3,866,624 bits. The primary addressing for the 2048 pages is handled by 11 bits of address data in the analog mode. At the 8 kHz sample rate, each page contains 256 milliseconds of audio. Thus kHz there is actually room for 8 minutes and 3 seconds of audio. A memory page is 2048 bits organized as thirty-two 64-bit " ...
Page 12
... Finally the digital output interface is selected to be either full-duplex PCM or half duplex I 2 interface selector bit (I S0) in the configuration register. The PCM interface uses the SDIO and SDI 2 pins, the half-duplex I S format uses the SDIO pin as both input and output ISD5216 2 S using the ...
Page 13
... CODEC External Clock Configuration The ISD5216 has two Master Clock configuration bits that allow four possible Master Clock frequencies. Bits CKD2 and CKDV set the Master Clock Division ratios. These are bits D12 and D8 of CFG2, respectively. The combination of these bits, with the sample rate bit HSR0, also set the CODEC sample frequency as shown in the following table ...
Page 14
... ISD5216 Sample Rate Filter Knee 8.0 kHz 3.7 kHz 8.0 kHz 3.7 kHz 8.0 kHz 3.7 kHz 8.0 kHz 3.7 kHz 6.4 kHz 2.9 kHz 6.4 kHz 2.9 kHz 6.4 kHz 2.9 kHz 6.4 kHz 2.9 kHz 5.3 kHz 2.5 kHz 5.3 kHz 2.5 kHz 5.3 kHz 2.5 kHz 5.3 kHz 2 ...
Page 15
... HIGH is defined as the stop condition (P) SDA SCL S START condition LSD STATIC DRIVER RAM OR EEPROM GATE ARRAY ISD 5116 2 C-bus configuration using two microcontrollers Definition of START and STOP conditions Publication Release Date: Jan. 31, 2006 - 15 - ISD5216 SDA SCL P STOP condition Revision B.4 ...
Page 16
... In this event, the transmitter must leave the data line HIGH to enable the master to generate a stop condition. DATA OUTPUT BY TRANSMITTER DATA OUTPUT BY RECEIVER SCL FROM MASTER S START condition data line changed stable; of data data valid allowed 2 Bit transfer on the I C-Bus not acknowledge acknowledge Acknowledge on the I C-bus - 16 - ISD5216 9 dock pulse for acknowledgement ...
Page 17
... C Interface in the ISD5216 differs from the standard implementation in the way the SCL line is also used for flow control. The ISD5216 will hold the clock line low until it is ready to accept another command/data. The SCL line must be implemented as a bi-directional line like the SDA line. ...
Page 18
... From Master Master Another common operation in the ISD5216 is the reading of digital data from the chip’s memory array at a specific address. This requires the I Slave device, and then receive data from the Slave in a single I data direction R/W bit must be changed in the middle of the command. The following example shows ...
Page 19
... I C Slave Address The ISD5216 has a 7 bit slave address of <100 00xy> where x and y are equal to the state, respectively, of the external address pins A1 and A0. Because all data bytes are required bits, the LSB of the address byte is the Read/Write selection bit that tells the slave whether to transmit or receive data ...
Page 20
... Serial data sent by the transmitter may be synchronized with either the trailing (HIGH-to-LOW) or the leading (LOW-to-HIGH) edge of the clock signal. However, the serial data must be latched into the receiver on the leading edge of the serial clock signal, and so there are some restrictions when - 20 - ISD5216 ...
Page 21
... Note that the specifications are defined by the transmitter speed. The specification of the receiver has to be able to match the performance of the transmitter. 2 Timing for I S Transmitter 2 Timing for I S Receiver T t > 0.35T t > 0. > 0.2T t > Publication Release Date: Jan. 31, 2006 - 21 - ISD5216 2 Timing for previous page.) The 0.8V L Revision B.4 ...
Page 22
... Command Byte Control of the ISD5216 is implemented through an 8-bit command byte that is sent after the 7-bit device address and the 1-bit Read/Write selection bit. The 8 bits are: Global power up bit (PU) ...
Page 23
... The other bits are decoded to produce the individual commands. Note that not all decode combinations are currently used; they are reserved for future use. Out of 16 possible codes, the ISD5216 uses 7 for normal operation. The other 9 are No Ops. 7.5.3. Register Bits The register load may be used to modify ...
Page 24
... N/A N/A N/A N/A N ISD5216 Register Bits RG0 ...
Page 25
... Power-up The ISD5216 must be powered up before sending any other commands. Wait for Tpud time before sending the next command. 7.5.6. Read Status When the device is polled with the Read Status command, it will return three bytes of data. The first byte is the status byte, the next is the upper address byte and the last is the lower address byte. The ...
Page 26
... Then the data direction is reversed by sending a repeated start condition and the slave address with R/W set to one. After this, the slave device (ISD5216) begins to send data to the master until the master generates a Not Acknowledge. If the part encounters an overflow condition, the INT pin is pulled LOW ...
Page 27
... The following tables provide a summary of the bits. There are three configuration registers: CFG0, CFG1 and CFG2. Thus, there are six 8-bit bytes to be loaded during the set-up of the device. Publication Release Date: Jan. 31, 2006 - 27 - ISD5216 Revision B.4 ...
Page 28
... D12 AXG1 Auxiliary input amplifier gain setting. D13 CIG0 Input gain setting for the Analog to digital converter. D14 CIG1 Input gain setting for the Analog to digital converter. D15 (MSB) CIG2 Input gain setting for the Analog to digital converter. CFG0 Description - 28 - ISD5216 ...
Page 29
... Select Sum Amplifier 1 multiplexer D11 VOL0 Volume Control Setting D12 VOL1 Volume Control Setting D13 VOL2 Volume Control Setting D14 VLS0 Select Volume Control input D15 (MSB) VLS1 Select Volume Control input CFG1 Description Publication Release Date: Jan. 31, 2006 - 29 - ISD5216 Revision B.4 ...
Page 30
... Output gain setting for the Digital to Analog converter D10 COG1 Output gain setting for the Digital to Analog converter D11 COG2 Output gain setting for the Digital to Analog converter D12 CKD2 Divide MCLK frequency D13 - Reserved D14 - Reserved D15 (MSB) - Reserved CFG2 Description - 30 - ISD5216 ...
Page 31
... ISD5216 ANALOG STRUCTURE (LEFT HALF) description INP INP AGC AMP AGC AMP SUM1 MUX SUM1 MUX AUX IN AUX IN FILTO FILTO 1 1 ARRAY ARRAY (INS0) (INS0) DAC OU T DAC S1S0 S1S0 S1S1 S1S1 INSO Select whether to send the AUX input or ...
Page 32
... ISD5216 ANALOG STRUCTURE (Right Half) description FLS0 Select input from MLS array or sum 1 amp 0 SUM1 1 ARRAY CKD2 Divide Master Clock Divide Divide by 2 Configuration Register CFG0, CFG1 and CFG2. The bits described on this page are highlighted CIG2 CIG1 ...
Page 33
... CDI0 S1S1 S1S0 S1M1 S1M0 S2M1 S2M0 COG1 COG0 CKDV MUTE HPF0 HSR0 - 33 - ISD5216 OPA1 OPA0 State of the State of aux out speaker output 0 0 Power Down 0 1 Power Down 3 150 : P 23 Power Down 1 1 Power Down 1 V ...
Page 34
... S1S1 S1S0 S1M1 S1M0 S2M1 COG1 COG0 CKDV MUTE HPF0 - 34 - ISD5216 Power up the AUX in input amplifier Power Up Power Down ( AXG0 Gain (dB) of the aux input amplifier Power up the AGC control and the MIC bias ...
Page 35
... INS0 OSPD AMT0 CDI1 CDI0 S1S0 S1M1 S1M0 S2M1 S2M0 COG0 CKDV MUTE HPF0 HSR0 Publication Release Date: Jan. 31, 2006 - 35 - ISD5216 COG1 COG0 DAC GAIN (dB ...
Page 36
... AMT0 CDI1 CDI0 S1S0 S1M1 S1M0 S2M1 S2M0 COG0 CKDV MUTE HPF0 HSR0 - 36 - ISD5216 Power up the CODEC DAC Power Up Power Down High Pass HSR0 Sample Rate Filter Mode Bypassed 0 Low Enabled 1 High . OPS1 OPS0 OPA1 ...
Page 37
... The Winbond ISD5216 has a 7-bit slave address of which only A0 and A1 are pin programmable. The eighth bit (LSB) is the R/W bit. Thus, the address will be 1000 0xy0 or 1000 0xy1 ...
Page 38
... RAC is an open drain output pin that normally marks the end of a row. At the 8 kHz sample frequency the duration of this period is 256 ms. there are 1888 pages of memory in the Winbond ISD5216 device. RAC stays HIGH for 248 ms and goes LOW for the remaining 8 ms before it reaches the end of the page ...
Page 39
... INT (Interrupt) INT is an open drain output pin. The Winbond ISD5216 Interrupt pin goes LOW and stays LOW when an Overflow (OVF) or End of Message (EOM) marker is detected. Each operation that ends in an EOM or OVF generates an interrupt, including the message cueing cycles. The interrupt is cleared by a READ STATUS instruction that gives a status byte on the SDA line ...
Page 40
... Input is the reference Transmission Level Point that is used for testing. This level is typically 3 dB below clipping 3. Differential ISD5216 , such as from the microphone circuit (1) (1) Gain (dB) Gain 0 1.00 3 1.41 6 2. ISD5216 gives minimum gain for CCA Array In/Out V Speaker Out V P-P P- (3) P 0.694 0.694 0.694 0.694 0.694 0.694 0.694 0.694 ...
Page 41
... ACAP pin. The AGC cannot be used if the Auto Gain or Auto Mute function is enabled. Tattack | 0,1504 x Vpeak Expand Expand 0 0 Gain Gain (dB) (dB) - Trelease | 6.58 x Vpeak Gain Gain 12 12 (dB) (dB) Vpp Vpp 0 0 Publication Release Date: Jan. 31, 2006 - 41 - ISD5216 @ Cattcap=4 Compres Compres 0 0 Vpp Vpp Revision B.4 ...
Page 42
... The read status command is a read request from the Host processor to the ISD5216 without delivering a Command Byte. The Host supplies all of the clocks (SCL). The ISD5216 drives the data line (SDA). During the read commands, to read status, send the following sequence. ...
Page 43
... C STOP. S SLAVE ADDRESS R A DATA A DATA Status Word High Addr. Byte S SLAVE ADDRESS W A DATA A DATA Command High Addr. Byte - 43 - ISD5216 A DATA N P Low Addr. Byte W A DATA A Command Byte A DATA A P Low Addr. Byte Publication Release Date: Jan. 31, 2006 Revision B.4 P ...
Page 44
... ACK from the Slave before the RAC pin goes HIGH .25 microseconds before the end of the row Erase starts on falling A D1h A DATA A DATA High Addr. Byte S SLAVE ADDRESS . - 44 - ISD5216 edge of Slave acknowledge P A Note 2 Low Addr. Byte 80h Command Byte ...
Page 45
... For example, in the Feed Through Mode, the device only needs to be powered up and a few paths selected. This mode enables the ISD5216 to connect to a cellular or cordless baseband phone chip set without affecting the audio source or destination. There are two paths involved: the transmit path and the receive path. The transmit path connects the Winbond chip’ ...
Page 46
... Input Input ADC ADC ADC GAIN GAIN 4 4 (ADPD,HSR0,HPF0,MUTE) (ADPD,HSR0,HPF0,MUTE) (CIG2,CIG1,CIG0) (CIG2,CIG1,CIG0) on page 25 ISD5216 FILTO+ FILTO+ SPEAKER SPEAKER VOL+ VOL+ SUM2+ SUM2+ DAO+ DAO+ Spkr. Spkr. DAO- DAO- AMP AMP SUM2- SUM2- VOL- VOL ...
Page 47
... CFG1=0000 0001 1110 0011 (hex 01E3). CFG2=0000 0000 0100 0000 (hex 0040). The three registers must be loaded with CFG0 first followed by CFG1 and CFG2. The internal set up for these registers will take effect synchronously, with the rising edge of SCL. Publication Release Date: Jan. 31, 2006 - 47 - ISD5216 Revision B.4 ...
Page 48
... The call record mode adds the ability to record the incoming phone call. In most applications, the ISD5216 would first be set up for Feed Through Mode as described above. When the user wishes to record the incoming call, the set up of the chip is modified to add that ability. For the purpose of this explanation, we will use the 6 ...
Page 49
... To set up the chip for Memo Record, the configuration registers are set up as follows: CFG0=0000 0100 0000 0001 (hex 0401). CFG1=0000 0001 0100 1000 (hex 0148). CFG2=0000 0000 0000 0011 (hex 0003). These are bits D5 and D6, Publication Release Date: Jan. 31, 2006 - 49 - ISD5216 Revision B.4 ...
Page 50
... Oscillator. This is bit D8 of CFG0 and it must be set to ZERO to power up the Internal Oscillator. To set up the chip for Memo or Call Playback, the configuration registers are set up as follows: CFG0 = 0010 0100 0010 0010 (hex 2422). CFG1 = 0101 1001 1101 0001 (hex 59D1). CFG2 = 0000 0000 0000 0011 (hex 0003 ISD5216 ...
Page 51
... CCA CCD CCD filter capacitors ( typ . 50 to 100 uF ). filter capacitors ( typ . 50 to 100 Note 1 Note Analog Ground Analog Ground - 51 - ISD5216 Note 2 Note 2 MCLK MCLK V V SSA SSA C1=C2=C3=0.1 uF chip Capacitors C1=C2=C3=0.1 uF chip Capacitors CCA CCA Note 3 Note 3 Publication Release Date: Jan ...
Page 52
... TIMING DIAGRAMS START SDA SCL t f SDA PLAY AT ADDR SCL DATA CLOCK PULSES AUX IN AUX OUT TIMING DIAGRAM t SU;DAT t HIGH t LOW t SCLK PLAYBACK AND STOP CYCLE t START STOP STOP - 52 - ISD5216 STOP SU;STO t STOP ...
Page 53
... Example of power up command ON THE I2C BUS - 53 - ISD5216 Publication Release Date: Jan. 31, 2006 Revision B.4 ...
Page 54
... HD; STA t 4.7 LOW t 4.0 HIGH 4.7 t SU; STA 250 t SU; DAT 4.0 SU; STO t 4.7 BUF - 1000 + 250 = 1250 ns (according to the Standard-mode r max SU;DAT - 54 - ISD5216 FAST-MODE MAX. MIN. MAX. 100 0 400 - 0.6 - (1) - 100 - (2) 1000 20 + 0.1C 300 b (2) 300 20 + 0.1C 300 1.3 - 400 - 400 - 0 ...
Page 55
... I S TIMING DIAGRAMS Publication Release Date: Jan. 31, 2006 - 55 - ISD5216 Revision B.4 ...
Page 56
... Upper Limit Lower Limit MIN MAX MIN MAX 325 114 114 114 114 49 260 - 56 - ISD5216 Max Units Conditions Vrms 0 dBm0 = -2.5dBm @ 600 : Vpp Mic+/Mic- differential Hz @WS=8kHz, MCLK=13.824MHz Hz @WS=8kHz, MCLK=13.824MHz Hz @ WS=44.1kHz MCLK=20.48MHz ppm 52 % ...
Page 57
... Publication Release Date: Jan. 31, 2006 - 57 - ISD5216 Revision B.4 ...
Page 58
... ISD5216 ...
Page 59
... T SCK,SDI,SDIO, SCK low to WS low HLD T SCK SCK SX T SCK SCK SR T --- STSDI T --- HDSDI T SCK to SDIO DV T SCK to SDIO DHI - 59 - ISD5216 MIN. TYP. MAX. UNIT 64 --- 3072 kHz --- 50 --- % --- 8000 --- Hertz 44.1 --- 48 kHz --- --- 50 nsec --- --- 50 nsec 50 --- --- ...
Page 60
... Commercial operating temperature range Extended operating temperature Industrial operating temperature [2] Supply voltage ( [3] Ground voltage ( [1] Case temperature Condition [1] [1] [1] [2] [ CCA CCD - 60 - ISD5216 [1] Value 0 150 - +150 0.3V 0.3V – 1.0V 1.0V 300 C -0.3V to +5.5V Value ...
Page 61
... Not all specifications are 100 percent tested. [3] V and V summed together. CCA CCD General Parameters [2] Min Typ – 0 25°C and Vcc = 3 ISD5216 [1] [2] Max Unit Conditions 0 ...
Page 62
... Units 8.0 kHz 6.4 kHz 5.3 kHz 4.0 kHz 3.7 kHz 2.9 kHz 2.5 kHz 1.8 kHz 8.05 min 10.06 min 12.15 min 16.1 min 8.05 min 10.06 min 12.15 min 16.1 min 1 msec 1 msec 1 msec 1 msec 32 msec 40 msec 48 msec 64 msec - 62 - ISD5216 Conditions [5] [5] [5] [5] [3][7] Knee Point [3][7] Knee Point [3][7] Knee Point [3][7] Knee Point [6] [6] [6] [6] [6] [6] [6] [6] ...
Page 63
... AUX IN to ARRAY, ARRAY to SPKR (2) (1) Min Typ 256 320 386 512 8 10 12.1 16 Period in 500 625 750 1000 15.6 19.5 23.4 31 ISD5216 (2) Max Units Conditions [9] msec [9] msec [9] msec [9] msec msec msec msec msec msec msec msec msec msec msec msec msec @1 KHz at 0TLP, sample rate = 5.3 ...
Page 64
... Typ reference 208 level point +/-0 2.2 700 [14] AUX IN (2) Min Typ (1)(14) Input 694.2 -0.5 +/-0 100 - 64 - ISD5216 [14] (2) Max Units Conditions 300 mV Peak-to-Peak mV Peak-to-Peak dB 1 kHz –40 dB 0TLP Input MIC- and MIC+ pins Over 3-300 mV Range 0.0 mA MICBS Ÿ ...
Page 65
... Min Typ Load Imp. 8 Load Imp. 70 150 1.2 Rejection -55 -0.25 23.5 [14] AUX OUT [2] [1][14] Min Typ 5 Load 1 ISD5216 [2] Max Units Conditions 3.6 V Peak-to-Peak, differential load = 150:, OPA1, OPA0 = 01 OPA1, OPA0 = 10 : OPA1, OPA0 = 01 : 100 pF VDC +/-100 mV With CODEC D Speaker. dB Measured with a 1 kHz, 100 ...
Page 66
... VOLUME CONTROL [2] [1][14] Min Typ Max - -0.5 +0 the first page addressed. RAC RAC RACLO See AUX IN table. See AUX ISD5216 [2] Units Conditions dB 8 steps of 4 referenced to output dB AUX IN 1.0 kHz 0TLP gain setting measured differentially at SP+/- table. dB, ...
Page 67
... The array may be divided between analog and digital storage, as the user chooses, when configuring the device. Looking at the block diagram on the following page, one can see that the ISD5216 may be very easily designed into a cellular phone. Placing the device between the microphone and the existing baseband chip takes care of the transmit path ...
Page 68
... V SSD 7 V ISD5216 SSD 8 V SSA 9 MIC+ 10 MIC- 11 MICBS AUX OUT 12 ACAP AUX SP+ SSA PDIP 600: N=1 N=1 TIP 600 ISD5216 Vcc .1PF 28 V CCD 27 26 4.7K: INT 4.7K: 25 RAC 24 SDIO 23 SDI 22 V SSA SCK .1PF CCA 15 ...
Page 69
... SDI SSD 7 V ISD5216 V SSD 8 V SSA 9 MIC+ 10 MIC- 11 MICBS AUX OUT 12 ACAP AUX SSA PDIP RECEIVE - 69 - ISD5216 Vcc .1PF 28 CCD 27 26 4.7K 4.7K SSA SCK .1PF CCA 15 SP+ Publication Release Date: Jan. 31, 2006 Revision B.4 13 ...
Page 70
... Nom Max 0.528 0.535 13.20 0.465 0.469 11.70 0.315 0.319 0.006 0.009 0.011 0.039 0.041 0.022 0.028 0.008 - 70 - ISD5216 MILLIMETERS Min Nom Max 13.40 13.60 11.80 11.90 7.90 8.00 8.10 0.05 0.15 0.17 0.22 0.27 0.55 0.95 1.00 1. 0.50 0.55 0.70 0.10 ...
Page 71
... Note: Lead coplanarity to be within 0.004 inches Nom Max 0.706 0.711 0.101 0.104 0.296 0.299 0.009 0.0115 0.016 0.019 0.050 0.406 0.410 0.032 0.040 - 71 - ISD5216 MILLIMETERS Min Nom 17.81 17.93 2.46 2.56 7.42 7.52 0.127 0.22 0.35 0.41 1.27 10.16 10.31 0.61 0.81 Publication Release Date: Jan. 31, 2006 Revision B ...
Page 72
... Nom A 1.445 1.450 B1 0.150 B2 0.065 0.070 C1 0.600 C2 0.530 0.540 D D1 0.015 E 0.125 F 0.015 0.018 G 0.055 0.060 H 0.100 J 0.008 0.010 S 0.070 0.075 0 0° MILLIMETERS Max Min 1.455 36.70 0.075 1.65 0.625 15.24 0.550 13.46 0.19 0.38 0.135 3.18 0.022 0.38 0.065 1.40 0.012 0.20 0.080 1.78 15° 0° ISD5216 Nom Max 36.83 36.96 3.81 1.78 1.91 15.88 13.72 13.97 4.83 3.43 0.46 0.56 1.52 1.65 2.54 0.25 0.30 1.91 2.03 15° ...
Page 73
... ORDERING INFORMATION Winbond Ordering Number Description Product Family ISD5216 Product (8- to 16-minute durations) Package Type 28-Lead 8x13.4mm Plastic Thin Small Outline Package (TSOP) Type 28-Lead 0.300-Inch Plastic Small Outline Package (SOIC 28-Lead 0.600-Inch Plastic Dual Inline Package (PDIP) When ordering, please refer to the above valid part number ...
Page 74
... VERSION HISTORY VERSION DATE A1 Nov. 2001 Initial issue B.1 Aug. 2002 Overall updates, not available in die form B.2 Jun. 2003 Update cover page Replace all I5216 by ISD5216 B.3 Apr. 2005 Revise disclaim section B.4 Jan. 2006 Ordering information: add Pb-free option DESCRIPTION - 74 - ISD5216 ...
Page 75
... ChipCorder datasheet supersedes all data for the ISD ChipCorder products All rights reserved. ChipCorder ® is the trademark of Silicon Storage Technology, Inc. All other trademarks - 75 - ISD5216 ® ChipCorder ® ® and ISD are trademarks of Publication Release Date: Jan. 31, 2006 Revision B.4 ® ...