This N-Channel logic Level MOSFETs are produced using Fairchild Semiconductors advanced Power Trench process that has been special tailored to minimize the on-state resistance and yet maintain superior switching performance
... Clock (CP) and Output Enable (OE) is common to all flip-flops. The DM74LS534 is the same as the DM74LS374 except that the outputs are inverted. Ordering Code: Order Number Package Number DM74LS534N N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Logic Symbol V Pin 20 ...
Functional Description The DM74LS534 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are com- mon to all flip-flops. The eight flip-flops will store the state of their individual ...
Absolute Maximum Ratings Supply Voltage Input Voltage Operating Free Air Temperature Range Storage Temperature Range Recommended Operating Conditions Symbol Parameter V Supply Voltage CC V HIGH Level Input Voltage IH V LOW Level Input Voltage IL V HIGH Level Output ...
Switching Characteristics Symbol Parameter f Maximum Clock Frequency MAX t Propagation Delay PLH PHL n t Output Enable Time PZH t PZL t Output Disable Time PHZ t PLZ www.fairchildsemi.com V 5.0V ...
Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at ...