74LVQ374SC Fairchild Semiconductor, 74LVQ374SC Datasheet

no-image

74LVQ374SC

Manufacturer Part Number
74LVQ374SC
Description
IC F/F OCTAL D-TYPE 3ST 20-SOIC
Manufacturer
Fairchild Semiconductor
Series
74LVQr
Type
D-Type Busr
Datasheet

Specifications of 74LVQ374SC

Function
Standard
Output Type
Tri-State Non Inverted
Number Of Elements
1
Number Of Bits Per Element
8
Frequency - Clock
75MHz
Delay Time - Propagation
9.5ns
Trigger Type
Positive Edge
Current - Output High, Low
12mA, 12mA
Voltage - Supply
2 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
20-SOIC (7.5mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
© 2001 Fairchild Semiconductor Corporation
74LVQ374SC
74LVQ374SJ
74LVQ374QSC
74LVQ374
Low Voltage Octal D-Type Flip-Flop
with 3-STATE Outputs
General Description
The LVQ374 is a high-speed, low-power octal D-type flip-
flop featuring separate D-type inputs for each flip-flop and
3-STATE outputs for bus-oriented applications. A buffered
Clock (CP) and Output Enable (OE) are common to all flip-
flops.
Ordering Code:
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbols
Pin Descriptions
Order Number
D
CP
OE
O
0
0
–D
–O
Pin Names
7
7
Package Number
Data Inputs
Clock Pulse Input
3-STATE Output Enable Input
3-STATE Outputs
MQA20
IEEE/IEC
M20D
M20B
Description
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
20-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide
DS011360
Features
Connection Diagram
Truth Table
H

X
Ideal for low power/low noise 3.3V applications
Implements patented EMI reduction circuitry
Available in SOIC JEDEC, SOIC EIAJ and QSOP pack-
ages
Guaranteed simultaneous switching noise level and
dynamic threshold performance
Improved latch-up immunity
Guaranteed incident wave switching into 75
4 kV minimum ESD immunity
Buffered positive edge-triggered clock
3-STATE outputs drive bus lines or buffer memory
address registers
Immaterial
HIGH Voltage Level
LOW-to-HIGH Transition
D
H
X
L
Package Description
n
Inputs
CP


X
L
Z
LOW Voltage Level
High Impedance
February 1992
Revised June 2001
OE
H
L
L
www.fairchildsemi.com
Outputs
O
H
Z
L
n

Related parts for 74LVQ374SC

74LVQ374SC Summary of contents

Page 1

... A buffered Clock (CP) and Output Enable (OE) are common to all flip- flops. Ordering Code: Order Number Package Number 74LVQ374SC M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide 74LVQ374SJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide ...

Page 2

Functional Description The LVQ374 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D-type ...

Page 3

Absolute Maximum Ratings Supply Voltage ( Input Diode Current ( 0. 0. Input Voltage ( Output Diode Current ( ...

Page 4

AC Electrical Characteristics Symbol Parameter f Maximum Clock Frequency MAX t Propagation Delay PLH PHL n t Output Enable Time PZL t PZH t Output Disable Time PHZ t PLZ t Output to Output Skew (Note ...

Page 5

Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B 5 www.fairchildsemi.com ...

Page 6

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide www.fairchildsemi.com Package Number M20D 6 ...

Page 7

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the ...

Related keywords