24aa164 Microchip Technology Inc., 24aa164 Datasheet

no-image

24aa164

Manufacturer Part Number
24aa164
Description
16k 1.8v Cascadable I2ctm Serial Eeprom
Manufacturer
Microchip Technology Inc.
Datasheet
FEATURES
• Single supply with operation down to 1.8V
• Low power CMOS technology
• Organized as 8 blocks of 256 bytes (8 x 256 x 8)
• 2-wire serial interface bus, I
• Functional address inputs for cascading up to 8
• Schmitt trigger, filtered inputs for noise suppres-
• Output slope control to eliminate ground bounce
• 100 kHz (1.8V) and 400 kHz (5V) compatibility
• Self-timed write cycle (including auto-erase)
• Page-write buffer for up to 16 bytes
• 2 ms typical write cycle time for page-write
• Hardware write protect for entire memory
• Can be operated as a serial ROM
• Factory programming (QTP) available
• ESD protection > 4,000V
• 1,000,000 Erase/Write cycles guaranteed
• Data retention > 200 years
• 8-pin DIP, 8-lead SOIC packages
• Available for commercial temperature range
DESCRIPTION
The Microchip Technology Inc. 24AA164 is a cascad-
able 16K bit Electrically Erasable PROM. The device is
organized as eight blocks of 256 x 8-bit memory with a
2-wire serial interface. Low voltage design permits
operation down to 1.8 volts (end-of-life voltage for most
popular battery technologies) with standby and active
currents of only 5
24AA164 also has a page-write capability for up to 16
bytes of data. The 24AA164 is available in the standard
8-pin DIP and 8-lead surface mount SOIC packages.
The three select pins, A0, A1, and A2, function as chip
select inputs and allow up to eight devices to share a
common bus, for up to 128K bits total system
EEPROM.
I
2
C is a trademark of Philips Corporation.
- 1 mA active current typical
- 10 A standby current typical at 5.5V
- 5 A standby current typical at 3.0V
devices
sion
- Commercial (C):
1999 Microchip Technology Inc.
16K 1.8V Cascadable I
A and 1 mA respectively. The
0°C to +70°C
2
C
compatible
2
C
PACKAGE TYPES
BLOCK DIAGRAM
A0
SDA
V
V
CONTROL
CC
SS
LOGIC
A1
I/O
PDIP
Serial EEPROM
8-lead
SOIC
SCL
A2
V
A0
A1
A2
SS
V
A0
A1
A2
SS
24AA164
CONTROL
MEMORY
WP
LOGIC
1
2
3
4
1
2
3
4
XDEC
8
7
6
5
8
7
6
5
DS21100F-page 1
HV GENERATOR
EEPROM ARRAY
PAGE LATCHES
R/W CONTROL
(8 x 256 x 8)
SENSE AMP
V
WP
SCL
SDA
YDEC
CC
V
WP
SCL
SDA
CC

Related parts for 24aa164

24aa164 Summary of contents

Page 1

... A and 1 mA respectively. The 24AA164 also has a page-write capability for bytes of data. The 24AA164 is available in the standard 8-pin DIP and 8-lead surface mount SOIC packages. The three select pins, A0, A1, and A2, function as chip select inputs and allow up to eight devices to share a common bus, for up to 128K bits total system EEPROM ...

Page 2

... ELECTRICAL CHARACTERISTICS 1.1 Maximum Ratings* V ...................................................................................7.0V CC All inputs and outputs w.r.t. V -0. .................. Storage temperature ..................................... -65˚C to +150˚C Ambient temp. with power applied................. -65˚C to +125˚C Soldering temperature of leads (10 seconds) ............. +300˚C ESD protection on all pins *Notice: Stresses above those listed under “Maximum ratings” ...

Page 3

... I T HIGH DAT SU DAT 24AA164 Units Remarks kHz (Note 1) ns (Note 1) ns After this period the first clock pulse is generated ns Only relevant for repeated START condition (Note 2) ...

Page 4

... During reads, a master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave (24AA164) will leave the data line HIGH to enable the master to generate the STOP con- dition. ...

Page 5

... When set to one a read operation is selected, when set to zero a write operation is selected. Following the start condition, the 24AA164 looks for the slave address for the device selected. Depending on the state of the R/W bit, the 24AA164 will select a read or write operation. Operation Control Code ...

Page 6

... ADDRESS (n) DATA FIGURE 5-1: Write Command Initiate Write Cycle Send Control Byte 6.0 WRITE PROTECTION The 24AA164 can be used as a serial ROM when the WP pin is connected to V inhibited and the entire memory will be write-protected DATA DATA ...

Page 7

... Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, first the word address must be set. This is done by sending the word address to the 24AA164 as part of a write operation. After the word address is sent, the master generates a start condition following the acknowledge ...

Page 8

... WRITE operations are inhibited. The CC entire memory will be write-protected. Read opera- for tions are not affected. This feature allows the user to use the 24AA164 as a serial ROM when WP is enabled (tied to V 8.4 A0, A1, A2 These pins are used to configure the proper chip address in multiple-chip applications (more than one 24AA164 on the same bus) ...

Page 9

... NOTES: 1999 Microchip Technology Inc. 24AA164 DS21100F-page 9 ...

Page 10

... NOTES: 1999 Microchip Technology Inc. 24AA164 DS21100F-page 10 ...

Page 11

... Product Identification System To order or to obtain information (e.g., on pricing or delivery), please use the listed part numbers, and refer to the factory or the listed sales offices. 24AA164 – /P Package: Temperature Range: Device: Sales and Support Data Sheets Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recom- mended workarounds ...

Page 12

... Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies. ...

Related keywords