at25f4096 ATMEL Corporation, at25f4096 Datasheet - Page 10

no-image

at25f4096

Manufacturer Part Number
at25f4096
Description
4mbit High Speed Spi Serial Flash Memory 4m 524,288 X 8
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
at25f4096W-10SU-2.7
Manufacturer:
ATMEL
Quantity:
7 210
Part Number:
at25f4096W-10SU-2.7
Manufacturer:
ATMEL
Quantity:
2 000
Part Number:
at25f4096W-10SU-2.7
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at25f4096W-SU2.7
Manufacturer:
ATMEL
Quantity:
3
10
AT25F4096
first. The AT25F4096 will automatically return to the write disable state at the completion
of the Program cycle.
Note:
Table 10. Address Key
SECTOR ERASE (SECTOR ERASE): Before a byte can be reprogrammed, the sector
which contains the byte must be erased. In order to erase the AT25F4096, two separate
instructions must be executed. First, the device must be write enabled via the WREN
instruction. Then the Sector Erase instruction can be executed.
Table 11. Sector Addresses
The Sector Erase instruction erases every byte in the selected sector if the sector is not
locked out. Sector address is automatically determined if any address within the sector
is selected. The Sector Erase instruction is internally controlled; it will automatically be
timed to completion. During this time, all commands will be ignored, except RDSR
instruction. The AT25F4096 will automatically return to the write disable state at the
completion of the Sector Erase cycle.
CHIP ERASE (CHIP ERASE): As an alternative to the Sector Erase, the Chip Erase
instruction will erase every byte in all sectors that are not locked out. First, the device
must be write enabled via the WREN instruction. Then the Chip Erase instruction can be
executed. The Chip Erase instruction is internally controlled; it will automatically be
timed to completion. The Chip Erase cycle time typically is 8 seconds. During the inter-
nal erase cycle, all instructions will be ignored except RDSR. The AT25F4096 will
automatically return to the write disable state at the completion of the Chip Erase cycle.
If the device is not write enabled (WREN), the device will ignore the Write instruction and
will return to the standby state, when CS is brought high. A new CS falling edge is
required to re-initiate the serial communication.
000000 to 00FFFF
010000 to 01FFFF
020000 to 02FFFF
030000 to 03FFFF
040000 to 04FFFF
050000 to 05FFFF
060000 to 06FFFF
070000 to 07FFFF
Sector Address
Don’t Care Bits
Address
A
N
AT25F4096 Sector
Sector 1
Sector 2
Sector 3
Sector 4
Sector 5
Sector 6
Sector 7
Sector 8
AT25F4096
A
A
23
18
- A
- A
19
0
2454G–SFLSH–5/06

Related parts for at25f4096