x9523v20iz-bt1 Intersil Corporation, x9523v20iz-bt1 Datasheet - Page 5

• Manufacturer Part Number: x9523v20iz-bt1
• Description: Dual Dcp, Por, Dual Voltage Monitors
• Manufacturer: Intersil Corporation

minate further data transmissions if an ACKNOWLEDGE
is not detected. The master must then issue a STOP
condition to place the device into a known state.
DEVICE INTERNAL ADDRESSING
Addressing Protocol Overview
The user addressable internal components of the X9523
can be split up into two main parts:
—Two Digitally Controlled Potentiometers (DCPs)
—Control and Status (CONSTAT) Register
Depending upon the operation to be performed on
each of these individual parts, a 1, 2 or 3 Byte proto-
col is used. All operations however must begin with
the Slave Address Byte being issued on the SDA pin.
The Slave address selects the part of the X9523 to
be addressed, and specifies if a Read or Write opera-
tion is to be performed.
It should be noted that in order to perform a write opera-
tion to a DCP, the Write Enable Latch (WEL) bit must first
be set (See “WEL: Write Enable Latch (Volatile)” on
page 10.).
Slave Address Byte
Following a START condition, the master must output a
Slave Address Byte (Refer to Figure 4.). This byte con-
sists of three parts:
—The Device Type Identifier which consists of the most
significant four bits of the Slave Address (SA7 - SA4).
The Device Type Identifier must always be set to 1010
in order to select the X9523.
Data Output
Data Output
Transmitter
Receiver
Master
Master
from
from
from
from
SCL
SCL
5
Start
Figure 3.
Acknowledge Response From Receiver
1
X9523
—The next three bits (SA3 - SA1) are the Internal Device
—The Least Significant Bit of the Slave Address (SA0)
Nonvolatile Write Acknowledge Polling
After a nonvolatile write command sequence (for either
the Non Volatile Memory of a DCP (NVM), or the CON-
STAT Register) has been correctly issued (including the
Address bits. Setting these bits to 111 internally
selects the DCP structures in the X9523. The CON-
STAT Register may be selected using the Internal
Device Address 010.
Byte is the R/W bit. This bit defines the operation to be
performed on the device being addressed (as defined
in the bits SA3 - SA1). When the R/W bit is “1”, then a
READ operation is selected. A “0” selects a WRITE
operation (Refer to Figure 4.)
Figure 4.
SA7
1 0 1 0
Internal Address
DEVICE TYPE
(SA3 - SA1)
All Others
IDENTIFIER
Bit SA0
SA6
8
010
111
0
1
SA5
Slave Address Format
Acknowledge
SA4
SA3
Internally Addressed
9
CONSTAT Register
INTERNAL
ADDRESS
DEVICE
RESERVED
SA2
Operation
Device
WRITE
READ
DCP
SA1
READ /
WRITE
R/W
SA0
January 3, 2006
FN8209.1