PCA9532 Philips Semiconductors (Acquired by NXP), PCA9532 Datasheet - Page 7

no-image

PCA9532

Manufacturer Part Number
PCA9532
Description
PCA9532; 16-bit I2C Led Dimmer
Manufacturer
Philips Semiconductors (Acquired by NXP)
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PCA9532.
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCA9532BS
Manufacturer:
NXP Semiconductors
Quantity:
39 673
Part Number:
PCA9532BS
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCA9532BS
0
Company:
Part Number:
PCA9532BS
Quantity:
499
Company:
Part Number:
PCA9532BS
Quantity:
3 565
Part Number:
PCA9532BS,118
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCA9532D
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
PCA9532PW
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCA9532PW
0
Philips Semiconductors
POWER-ON RESET
When power is applied to V
the PCA9532 in a reset state until V
point, the reset condition is released and the PCA9532 registers are
initialized to their default states, all the outputs in the off state.
EXTERNAL RESET
A reset can be accomplished by holding the RESET pin LOW for a
minimum of t
be held in their default state until the RESET input is once again
HIGH.
This input requires a pull-up resistor to V
CHARACTERISTICS OF THE I
The I
or modules. The two lines are a serial data line (SDA) and a serial
clock line (SCL). Both lines must be connected to a positive supply
via a pull-up resistor when connected to the output stages of a device.
Data transfer may be initiated only when the bus is not busy.
Bit transfer
One data bit is transferred during each clock pulse. The data on the
SDA line must remain stable during the HIGH period of the clock
pulse as changes in the data line at this time will be interpreted as
control signals (see Figure 6).
2003 May 02
16-bit I
SDA
SCL
2
C-bus is for 2-way, 2-line communication between different ICs
W
. The PCA9532 registers and I
2
C LED dimmer
data valid
data line
Figure 6. Bit transfer
stable;
SDA
SCL
DD
, an internal Power-On Reset holds
change
START condition
allowed
of data
DD
has reached V
2
S
DD
C-BUS
.
2
C state machine will
Figure 7. Definition of start and stop conditions
POR
. At this
SW00363
7
Start and stop conditions
Both data and clock lines remain HIGH when the bus is not busy. A
HIGH-to-LOW transition of the data line, while the clock is HIGH is
defined as the start condition (S). A LOW-to-HIGH transition of the
data line while the clock is HIGH is defined as the stop condition (P)
(see Figure 7).
System configuration
A device generating a message is a transmitter: a device receiving
is the receiver. The device that controls the message is the master
and the devices which are controlled by the master are the slaves
(see Figure 8).
STOP condition
P
SW00365
SDA
SCL
PCA9532
Product data

Related parts for PCA9532