tc94a23f TOSHIBA Semiconductor CORPORATION, tc94a23f Datasheet - Page 6

no-image

tc94a23f

Manufacturer Part Number
tc94a23f
Description
Single-chip Cd Processor With Built-in Controller
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tc94a23f-503
Manufacturer:
vishay
Quantity:
100
Part Number:
tc94a23f-801(BH,DR)
Manufacturer:
FUJITSU
Quantity:
154
Part Number:
tc94a23f-801(BH,DR)
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Number
1~9
Pin
10
11
12
13
14
15
16
17
18
S10/OT14
S11/OT15
S12/OT16
S13/OT17
S14/OT18
P8-0/S15
P8-1/S16
P8-2/S17
P8-3/S18
S9/OT13
S1/OT4
Symbol
/MBOV
/AOUT
/ZDET
/CLCK
/DATA
/SFSY
/LRCK
/BCK
/IPF
~
/LCD segment output
LCD segment output
LCD segment output
/output port
/output port
/CD signal
/CD signal
Pin Name
I/O port
Segment signal output pins for the LCD panel.
Those pins configure a matrix with COM1 to
COM4 and display up to 72 segments.
When the 1/2 bias method is set, two levels,
MV
bias method is set four levels, MV
1/3MV
The S1 to S14 pins can be switched to an
output port (Note 1) by program. Port 8 and
S15 to S18 pins can be switched pin by pin to
an I/O port and segment output pins. When
the pins are set to an I/O port, output is
N-channel open drain.
The S10 to S14 and P8-0 to P8-3 pins can be
switched to CD signal input/output pins by
program. Setting the CD10 bit to 1 switches
the pins to the LRCK, BCK, and AOUT pins as
the CD pins in batches. The other pins can be
individually switched according to the
S14/S15/S16 segment data.
CLCK: Inputs/outputs sub code P to W data
DATA: Outputs sub code P to W data.
SFSY: Outputs frame sync signal for
LRCK: Outputs channel clock (44.1 kHz).
BCK:
AOUT: Outputs audio data.
MBOV: Outputs buffer-memory-overflow
IPF:
ZDET: Outputs 1-bit DAC zero detection flag.
(Note 1) After a system reset, pins also used
segment output for the LED driver. The output
DD
instruction, facilitating access to data in
Pins set as an output port are used for
port can increment OT1 to OT18 by
DD
and GND, are output. When the 1/3
reading clock.
playback.
When L channel, outputs Low. When
R channel, outputs High. The polarity
can be inverted by command.
Outputs bit clock (1.4112 MHz).
signal. When buffer memory
overflows, outputs H.
Outputs interpolation pointing flag. If
AOUT output is C2 error
detection/correction, outputs High to
indicate correction is impossible.
, 2/3MV
as output ports are set to LCD
output; pins also used as I/O ports
are set to I/O port input.
external RAM and ROM.
Function and Operation
6
DD
, and GND, are output.
DD
,
Input
instruction
MV
DD
MV
Remarks
DD
MV
TC94A23F
MV
2002-02-06
DD
DD
Bias
voltage
Bias
voltage
MV
DD

Related parts for tc94a23f