atmega169pv ATMEL Corporation, atmega169pv Datasheet
atmega169pv
Available stocks
Related parts for atmega169pv
atmega169pv Summary of contents
Page 1
... Standby • I/O and Packages – 54 Programmable I/O Lines – 64-lead TQFP and 64-pad QFN/MLF • Speed Grade: – ATmega169PV MHz @ 1.8 - 5.5V MHz @ 2.7 - 5.5V – ATmega169P MHz @ 2.7 - 5.5V MHz @ 4.5 - 5.5V • Temperature range: – -40°C to 85°C Industrial • Ultra-Low Power Consumption – Active Mode: 1 MHz, 1.8V: 330 µ ...
Page 2
Pin Configurations Figure 1-1. (XCK/AIN0/PCINT2) PE2 (USCK/SCL/PCINT4) PE4 Note: 1.1 Disclaimer Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be ...
Page 3
Overview The ATmega169P is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By execut- ing powerful instructions in a single clock cycle, the ATmega169P achieves throughputs approaching 1 MIPS per MHz allowing the system designer ...
Page 4
The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in ...
Page 5
Pin Descriptions 2.2.1 VCC Digital supply voltage. 2.2.2 GND Ground. 2.2.3 Port A (PA7:PA0) Port 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics ...
Page 6
Port E (PE7:PE0) Port 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E ...
Page 7
... An external capacitor (typical > 470 nF) must be connected to the LCDCAP pin as shown in ure 22-2 on page capacitance reduces ripple Resources A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr. 8018JS–AVR–08/07 234. This capacitor acts as a reservoir for LCD power (V ...
Page 8
Register Summary Address Name Bit 7 (0xFF) Reserved – (0xFE) LCDDR18 – (0xFD) LCDDR17 SEG323 (0xFC) LCDDR16 SEG315 (0xFB) LCDDR15 SEG307 (0xFA) Reserved – (0xF9) LCDDR13 – (0xF8) LCDDR12 SEG223 (0xF7) LCDDR11 SEG215 (0xF6) LCDDR10 SEG207 (0xF5) Reserved – ...
Page 9
Address Name Bit 7 (0xBF) Reserved – (0xBE) Reserved – (0xBD) Reserved – (0xBC) Reserved – (0xBB) Reserved – (0xBA) USIDR (0xB9) USISR USISIF (0xB8) USICR USISIE (0xB7) Reserved – (0xB6) ASSR – (0xB5) Reserved – (0xB4) Reserved – (0xB3) ...
Page 10
Address Name Bit 7 (0x7D) Reserved – (0x7C) ADMUX REFS1 (0x7B) ADCSRB – (0x7A) ADCSRA ADEN (0x79) ADCH (0x78) ADCL (0x77) Reserved – (0x76) Reserved – (0x75) Reserved – (0x74) Reserved – (0x73) Reserved – (0x72) Reserved – (0x71) Reserved ...
Page 11
Address Name Bit 7 0x1B (0x3B) Reserved – 0x1A (0x3A) Reserved – 0x19 (0x39) Reserved – 0x18 (0x38) Reserved – 0x17 (0x37) TIFR2 – 0x16 (0x36) TIFR1 – 0x15 (0x35) TIFR0 – 0x14 (0x34) PORTG – 0x13 (0x33) DDRG – ...
Page 12
Instruction Set Summary Mnemonics Operands ARITHMETIC AND LOGIC INSTRUCTIONS ADD Rd, Rr Add two Registers ADC Rd, Rr Add with Carry two Registers ADIW Rdl,K Add Immediate to Word SUB Rd, Rr Subtract two Registers SUBI Rd, K Subtract ...
Page 13
Mnemonics Operands BRVC k Branch if Overflow Flag is Cleared BRIE k Branch if Interrupt Enabled BRID k Branch if Interrupt Disabled BIT AND BIT-TEST INSTRUCTIONS SBI P,b Set Bit in I/O Register CBI P,b Clear Bit in I/O Register ...
Page 14
Mnemonics Operands PUSH Rr Push Register on Stack POP Rd Pop Register from Stack MCU CONTROL INSTRUCTIONS NOP No Operation SLEEP Sleep WDR Watchdog Reset BREAK Break ATmega169P 14 Description STACK ← ← STACK (see specific descr. for ...
Page 15
... Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP) 64M1 64-pad 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) 8018JS–AVR–08/07 Ordering Code Package ATmega169PV-8AU 64A ATmega169PV-8MU 64M1 ATmega169P-16AU 64A ATmega169P-16MU 64M1 and Figure 27-2 on page 329. ...
Page 16
Packaging Information 7.1 64A PIN 0°~7° L Notes: 1.This package conforms to JEDEC reference MS-026, Variation AEB. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 ...
Page 17
Marked Pin TOP VIEW BOTTOM VIEW Note: 1. JEDEC Standard MO-220, (SAW Singulation) Fig. 1, VMMD. 2. Dimension and tolerance conform to ASMEY14.5M-1994. 2325 Orchard Parkway San Jose, CA 95131 ...
Page 18
Errata 8.1 ATmega169P Rev known errata. 8.2 ATmega169P Rev Not sampled. ATmega169P 18 8018JS–AVR–08/07 ...
Page 19
Datasheet Revision History Please note that the referring page numbers in this section are referring to this document. The referring revision in this section are referring to the document revision. 9.1 Rev. J 08/ 9.2 Rev. ...
Page 20
Rev. D 07/ 9.8 Rev. C 06/ 9.9 Rev. B 04/06 1. 9.10 Rev. A 03/06 1. ATmega169P 20 Updated ”Register Description for I/O-Ports” on page ...
Page 21
... Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. © 2007 Atmel Corporation. All rights reserved. Atmel marks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others. International Atmel Asia ...