lpc1756 NXP Semiconductors, lpc1756 Datasheet - Page 36

• Manufacturer Part Number: lpc1756
• Description: 32-bit Arm Cortex-m3 Mcu Up To 512 Kb Flash And 64 Kb Sram With Ethernet, Usb 2.0 Host/device/otg, Can
• Manufacturer: NXP Semiconductors

NXP Semiconductors
8. Limiting values
Table 4.
In accordance with the Absolute Maximum Rating System (IEC 60134).
LPC1758_56_54_52_51_2
Objective data sheet
Symbol
V
V
V
V
V
V
V
DD(3V3)
DD(REG)(3V3)
DDA
i(VBAT)
i(VREFP)
IA
I
Limiting values
7.30.5 AHB multilayer matrix
7.30.6 External interrupt inputs
7.30.7 Memory mapping control
Parameter
supply voltage (3.3 V)
regulator supply voltage (3.3 V)
analog 3.3 V pad supply voltage
input voltage on pin VBAT
input voltage on pin VREFP
analog input voltage
input voltage
7.31 Emulation and debugging
The LPC1758/56/54/52/51 use an AHB multilayer matrix. This matrix connects the
instruction (I-code) and data (D-code) CPU buses of the ARM Cortex-M3 to the flash
memory, the main (32 kB) static RAM, and the Boot ROM. The GPDMA can also access
all of these memories. The peripheral DMA controllers, Ethernet (LPC1758 only) and
USB, can access all SRAM blocks. Additionally, the matrix connects the CPU system bus
and all of the DMA controllers to the various peripheral functions.
The LPC1758/56/54/52/51 include up to 30 edge sensitive interrupt inputs combined with
one level sensitive external interrupt input as selectable pin function. The external
interrupt input can optionally be used to wake up the processor from Power-down mode.
The Cortex-M3 incorporates a mechanism that allows remapping the interrupt vector table
to alternate locations in the memory map. This is controlled via the Vector Table Offset
Register contained in the NVIC.
The vector table may be located anywhere within the bottom 1 GB of Cortex-M3 address
space. The vector table must be located on a 128 word (512 byte) boundary because the
NVIC on the LPC1758/56/54/52/51 is configured for 128 total interrupts.
Debug and trace functions are integrated into the ARM Cortex-M3. Serial wire debug and
trace functions are supported in addition to a standard JTAG debug and parallel trace
functions. The ARM Cortex-M3 is configured to support up to eight breakpoints and four
watch points.
Rev. 02 — 11 February 2009
Conditions
core and external
rail
for the RTC
on ADC related
pins
5 V tolerant I/O
pins; only valid
when the V
supply voltage is
present
other I/O pins
DD(3V3)
[1]
LPC1758/56/54/52/51
32-bit ARM Cortex-M3 microcontroller
[2][3]
[2]
Min
2.4
2.4
0.5
0.5
0.5
0.5
0.5
0.5
Max
3.6
3.6
+4.6
+4.6
+4.6
+5.1
+6.0
V
0.5
DD(3V3)
© NXP B.V. 2009. All rights reserved.
+
Unit
V
V
V
V
V
V
V
V
36 of 71