xr16m752im48 Exar Corporation, xr16m752im48 Datasheet - Page 3

no-image

xr16m752im48

Manufacturer Part Number
xr16m752im48
Description
Xr68m752 -high Performance Duart With 64-byte Fifo
Manufacturer
Exar Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
xr16m752im48-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16m752im48-F
Manufacturer:
EAXR
Quantity:
20 000
Company:
Part Number:
xr16m752im48TR-F
Quantity:
1 410
Company:
Part Number:
xr16m752im48TR-F
Quantity:
1 440
REV. 1.0.2
ORDERING INFORMATION
PIN DESCRIPTIONS
Pin Description
DATA BUS INTERFACE
(R/W#)
N
IOW#
CSA#
(CS#)
CSB#
IOR#
(NC)
(A3)
D7
D6
D5
D4
D3
D2
D1
D0
A2
A1
A0
AME
XR16M752IM48
XR68M752IM48
XR16M752IL32
XR68M752IL32
P
ART
N
32-QFN
UMBER
P
18
19
20
32
31
30
29
28
27
14
12
IN
2
1
7
8
#
48-TQFP
P
26
27
28
48
47
46
45
44
19
15
10
IN
11
3
2
1
#
48-Lead TQFP
48-Lead TQFP
32-pin QFN
32-pin QFN
P
ACKAGE
T
I/O
YPE
I
I
I
I
I
Address data lines [2:0]. These 3 address lines select one of the inter-
nal registers in UART channel A/B during a data bus transaction.
Data bus lines [7:0] (bidirectional).
When 16/68# pin is HIGH, the Intel bus interface is selected and this
input becomes read strobe (active low). The falling edge instigates an
internal read cycle and retrieves the data byte from an internal register
pointed by the address lines [A2:A0], puts the data byte on the data bus
to allow the host processor to read it on the rising edge.
When 16/68# pin is LOW, the Motorola bus interface is selected and
this input is not used.
When 16/68# pin is HIGH, it selects Intel bus interface and this input
becomes write strobe (active low). The falling edge instigates the inter-
nal write cycle and the rising edge transfers the data byte on the data
bus to an internal register pointed by the address lines.
When 16/68# pin is LOW, the Motorola bus interface is selected and
this input becomes read (HIGH) and write (LOW) signal.
When 16/68# pin is HIGH, this input is chip select A (active low) to
enable channel A in the device.
When 16/68# pin is LOW, this input becomes the chip select (active
low) for the Motorola bus interface.
When 16/68# pin is HIGH, this input is chip select B (active low) to
enable channel B in the device.
When 16/68# pin is LOW, this input becomes address line A3 which is
used for channel selection in the Motorola bus interface. Input logic 0
selects channel A and logic 1 selects channel B.
O
PERATING
3
HIGH PERFORMANCE DUART WITH 64-BYTE FIFO
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
T
EMPERATURE
D
ESCRIPTION
R
ANGE
XR16M752/XR68M752
D
EVICE
Active
Active
Active
Active
S
TATUS

Related parts for xr16m752im48