sc16c650b-03 NXP Semiconductors, sc16c650b-03 Datasheet
sc16c650b-03
Related parts for sc16c650b-03
sc16c650b-03 Summary of contents
Page 1
... System interrupts may be tailored to meet user requirements. An internal loop-back capability allows on-board diagnostics. The SC16C650B operates 3.3 V and 2.5 V, and the industrial temperature range, and is available in plastic DIP40, PLCC44, LQFP48, and HVQFN32 packages. 2. Features Single channel ...
Page 2
... Even, Odd, or No-Parity formats 2-stop bit 2 Baud generation ( Mbit/s) Loop-back controls for communications link fault isolation 10 +85 C. amb 5 0.85 mm Rev. 03 — 10 December 2004 SC16C650B Version SOT187-2 7 1.4 mm SOT313-2 SOT617-1 SOT129-1 © Koninklijke Philips Electronics N.V. 2004. All rights reserved ...
Page 3
... FIFO REGISTERS FLOW CONTROL LOGIC RECEIVE FIFO REGISTERS FLOW CONTROL LOGIC CLOCK AND BAUD RATE GENERATOR XTAL1 XTAL2 RCLK BAUDOUT Rev. 03 — 10 December 2004 SC16C650B TRANSMIT TX SHIFT REGISTER IR ENCODER RECEIVE RX SHIFT REGISTER IR DECODER DTR RTS OUT1, OUT2 MODEM CONTROL LOGIC CTS ...
Page 4
... UART with 32-byte FIFOs and IrDA encoder/decoder RCLK SC16C650BIA44 n. CS0 CS1 15 16 CS2 BAUDOUT 17 Rev. 03 — 10 December 2004 SC16C650B 39 RESET 38 OUT1 37 DTR 36 RTS 35 OUT2 34 n.c. 33 INT 32 RXRDY 002aaa603 © Koninklijke Philips Electronics N.V. 2004. All rights reserved. ...
Page 5
... CS0 CS1 10 CS2 11 BAUDOUT 12 terminal 1 index area RCLK 4 SC16C650BIBS RX 5 (top view BAUDOUT 8 Rev. 03 — 10 December 2004 SC16C650B 36 n.c. 35 RESET 34 OUT1 33 DTR 32 RTS 31 OUT2 30 INT 29 RXRDY n.c. 002aaa604 24 RESET 23 OUT 22 DTR 21 RTS ...
Page 6
... UART. The clock rate is established by the reference oscillator frequency divided by a divisor specified in the baud generator divisor latches. BAUDOUT may also be used for the receiver section by tying this output to RCLK. Rev. 03 — 10 December 2004 SC16C650B ...
Page 7
... INT is reset (deactivated) either when the interrupt is serviced result of a Master Reset. Rev. 03 — 10 December 2004 SC16C650B © Koninklijke Philips Electronics N.V. 2004. All rights reserved ...
Page 8
... DMA mode 1 (FCR0 = 1, FCR3 = 1), when the trigger level or the time-out has been reached, RXRDY goes active (LOW); when it has been active but there are no more characters in the FIFO or holding register, it goes inactive (HIGH). Rev. 03 — 10 December 2004 SC16C650B © Koninklijke Philips Electronics N.V. 2004. All rights reserved ...
Page 9
... IOW tied LOW or IOW tied HIGH Crystal connection or External clock input Crystal connection or the inversion of XTAL1 if XTAL1 is driven not connected Rev. 03 — 10 December 2004 SC16C650B © Koninklijke Philips Electronics N.V. 2004. All rights reserved ...
Page 10
... The combination of the above greatly reduces the bandwidth requirement of the external controlling CPU, increases performance, and reduces power consumption. The SC16C650B is capable of operation Mbit/s with a 48 MHz external clock input (at 5 V). The rich feature set of the SC16C650B is available through internal registers. ...
Page 11
... The 32-byte transmit and receive data FIFOs are enabled by the FIFO Control Register bit-0 (FCR[0]). With 16C550 devices, the user can set the receive trigger level, but not the transmit trigger level. The SC16C650B provides independent trigger levels for both receiver and transmitter. To remain compatible with SC16C550, the transmit interrupt trigger level is set to 16 following a reset ...
Page 12
... EFR[7] (CTS logic 1. If CTS transitions from a logic logic 1 indicating a flow control request, ISR[5] will be set to a logic 1 (if enabled via IER[6,7]), and the SC16C650B will suspend TX transmissions as soon as the stop bit of the character in process is shifted out. Transmission is resumed after the CTS input returns to a logic 0, indicating more data may be sent ...
Page 13
... The interrupts are enabled by IER[5:7]. Care must be taken when handling these interrupts. Following a reset, the transmitter interrupt is enabled, the SC16C650B will issue an interrupt to indicate that the Transmit Holding Register is empty. This interrupt must be serviced prior to continuing operations. The ISR register provides the current singular highest priority interrupt only. It could be noted that CTS and RTS interrupts have lowest interrupt priority ...
Page 14
... Fig 6. Crystal oscillator connection. The generator divides the input 16 clock by any divisor from SC16C650B divides the basic crystal or external clock by 16. The frequency of the BAUDOUT output pin is exactly 16 (16 times) of the selected baud rate (BAUDOUT = 16 Baud Rate). Customized baud rates can be achieved by selecting the proper divisor values for the MSB and LSB sections of baud rate generator ...
Page 15
... DIVIDE-BY-1 LOGIC CLOCK OSCILLATOR LOGIC DIVIDE-BY-4 LOGIC Rev. 03 — 10 December 2004 SC16C650B Divisor for Baud rate 16 clock error 3840 2560 1745 0.026 1428 0.034 1280 640 320 160 107 0.312 0.628 40 27 1.23 20 ...
Page 16
... RI, CTS, DSR, DCD, RX pin transmit data is provided by the user. If the sleep mode is enabled and the SC16C650B is awakened by one of the conditions described above, it will return to the sleep mode automatically after the last character is transmitted or read by the user ...
Page 17
... REGISTER REGISTERS FLOW CONTROL LOGIC MODEM CONTROL LOGIC CLOCK AND BAUD RATE GENERATOR XTAL1 XTAL2 RCLK BAUDOUT Rev. 03 — 10 December 2004 SC16C650B TX IR ENCODER RX IR DECODER RTS CTS DTR DSR OUT1 RI OUT2 DCD 002aaa606 © Koninklijke Philips Electronics N.V. 2004. All rights reserved. ...
Page 18
... Enhanced Feature Register, Xon-1,2 and Xoff-1,2 are accessible only when LCR is set to ‘BF 9397 750 14451 Product data UART with 32-byte FIFOs and IrDA encoder/decoder details the assigned bit functions for the fifteen SC16C650B internal registers. Bit 7 Bit 6 Bit 5 Bit 4 bit 7 ...
Page 19
... FIFO full; logic least one FIFO location available). The serial receive section also contains an 8-bit Receive Holding Register (RHR). Receive data is removed from the SC16C650B and receive FIFO by reading the RHR register. The receive section provides a mechanism to prevent false starts. On the falling edge of a start or false start bit, an internal receiver counter starts counting clocks at the 16 clock rate ...
Page 20
... FIFO reset when the FIFO is empty. 7.2.2 IER versus Receive/Transmit FIFO polled mode operation When FCR[0] = logic 1, resetting IER[0:3] enables the SC16C650B in the FIFO polled mode of operation. Since the receiver and transmitter have separate bits in the LSR, either or both can be used in the polled mode by selecting respective transmit or receive control bit(s). • ...
Page 21
... Receive operation in mode ‘0’: When the SC16C650B is in 16C450 mode the FIFO mode (FCR[0] = logic 1; FCR[3] = logic 0) and there is at least one character in the receive FIFO, the RXRDY pin will be a logic 0 ...
Page 22
... FIFO Control Register bits description Symbol Description Transmit operation in mode ‘1’: When the SC16C650B is in FIFO mode (FCR[0] = logic 1; FCR[3] = logic 1), the TXRDY pin will be a logic 1 when the transmit FIFO is completely full. It will be a logic 0 when FIFO has 1 empty space. ...
Page 23
... Philips Semiconductors 7.4 Interrupt Status Register (ISR) The SC16C650B provides six levels of prioritized interrupts to minimize external software interaction. The Interrupt Status Register (ISR) provides the user with six interrupt status bits. Performing a read cycle on the ISR will provide the user with the highest pending interrupt level to be serviced ...
Page 24
... Logic 0 or cleared = default condition. LCR[1:0] Word length bits 1, 0. These two bits specify the word length to be transmitted or received (see Logic 0 or cleared = default condition. Rev. 03 — 10 December 2004 SC16C650B Table 16). Table 17). Table 18). © Koninklijke Philips Electronics N.V. 2004. All rights reserved. ...
Page 25
... The data input and output levels will conform to the IrDA infrared interface requirement. As such, while in this mode, the infrared TX output will be a logic 0 during idle data conditions. Rev. 03 — 10 December 2004 SC16C650B Section 6.7 generator”). © Koninklijke Philips Electronics N.V. 2004. All rights reserved ...
Page 26
... Loop-back. Enable the local loop-back mode (diagnostics). In this mode the transmitter output (TX) and the receiver input (RX), CTS, DSR, DCD, and RI are disconnected from the SC16C650B I/O pins. Internally the modem data and control pins are connected into a loop-back data configuration (see and transmitter interrupts remain fully operational. The Modem Control Interrupts are also operational, but the interrupts’ ...
Page 27
... Philips Semiconductors 7.7 Line Status Register (LSR) This register provides the status of data transfers between the SC16C650B and the CPU. Table 20: Bit 9397 750 14451 Product data UART with 32-byte FIFOs and IrDA encoder/decoder Line Status Register bits description ...
Page 28
... A modem Status Interrupt will be generated. [1] MSR[2] RI Logic change (normal default condition). Logic 1 = The RI input to the SC16C650B has changed from a logic logic 1. A modem Status Interrupt will be generated. Rev. 03 — 10 December 2004 SC16C650B …continued © Koninklijke Philips Electronics N.V. 2004. All rights reserved. ...
Page 29
... A modem Status Interrupt will be generated. [1] MSR[0] CTS Logic CTS change (normal default condition). Logic 1 = The CTS input to the SC16C650B has changed state since the last time it was read. A modem Status Interrupt will be generated. Enhanced Feature Register bits description Symbol Description EFR[7] Automatic CTS fl ...
Page 30
... EFR[5] Special Character Detect. Logic 0 = Special character detect disabled (normal default condition). Logic 1 = Special character detect enabled. The SC16C650B compares each incoming receive character with Xoff2 data match exists, the received data will be transferred to FIFO and ISR[4] will be set to indicate detection of special character. Bit-0 in the X-registers corresponds with the LSB bit for the receive character. When this feature is enabled, the normal software fl ...
Page 31
... Philips Semiconductors 7.11 SC16C650B external reset conditions Table 24: Register IER ISR LCR MCR LSR MSR FCR EFR Table 25: Output TX RTS DTR RXRDY TXRDY INT 8. Limiting values Table 26: In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol amb T stg ...
Page 32
... OL (other outputs (databus (other outputs 800 A 1.85 OH (databus 400 A 1.85 OH (other outputs MHz - - [2] 500 for a listing of pins having internal pull-up resistors. Rev. 03 — 10 December 2004 SC16C650B 3.3 V 5.0 V Max Min Max Min Max 0.45 0.3 0.6 0.5 0.6 V 2 0.65 0.3 0.8 0.5 0.8 - 2 ...
Page 33
... Rev. 03 — 10 December 2004 SC16C650B 3.3 V 5.0 V Unit Min Max Min Max MHz ...
Page 34
... VALID ADDRESS t 6h VALID ACTIVE t 11d t 11d ACTIVE t t 12d 12h DATA Rev. 03 — 10 December 2004 SC16C650B 2.5 V 3.3 V 5.0 V Max Min Max Min Max 002aaa331 © Koninklijke Philips Electronics N.V. 2004. All rights reserved. ...
Page 35
... ACTIVE t t 16s 16h DATA VALID ACTIVE ACTIVE t 12h t 12d DATA Rev. 03 — 10 December 2004 SC16C650B 002aaa332 VALID ADDRESS ACTIVE t t 12d 12h 002aaa333 © Koninklijke Philips Electronics N.V. 2004. All rights reserved ...
Page 36
... ACTIVE t t 13w 15d ACTIVE t 16h t 16s DATA t 17d CHANGE OF STATE CHANGE OF STATE t 18d ACTIVE ACTIVE Rev. 03 — 10 December 2004 SC16C650B VALID ADDRESS t 7h ACTIVE t 13w t t 16s 16h 002aaa334 CHANGE OF STATE t 18d ACTIVE ACTIVE t 19d ACTIVE ACTIVE t 18d ...
Page 37
... UART with 32-byte FIFOs and IrDA encoder/decoder data bits ( data bits 6 data bits 7 data bits 16 baud rate clock Rev. 03 — 10 December 2004 SC16C650B 002aaa112 next data parity stop start bit bit bit D7 t 20d active t 21d active 002aaa113 © ...
Page 38
... Product data UART with 32-byte FIFOs and IrDA encoder/decoder DATA BITS (5– DATA BITS (5– Rev. 03 — 10 December 2004 SC16C650B NEXT DATA PARITY STOP START BIT BIT BIT 25d ACTIVE DATA READY t 26d ACTIVE ...
Page 39
... DATA BITS (5- 27d ACTIVE TRANSMITTER READY Rev. 03 — 10 December 2004 SC16C650B next data parity stop start bit bit bit 24d active 002aaa116 NEXT DATA PARITY STOP START ...
Page 40
... UART with 32-byte FIFOs and IrDA encoder/decoder DATA BITS (5- DATA BITS 6 DATA BITS 7 DATA BITS t 28d FIFO FULL Rev. 03 — 10 December 2004 SC16C650B PARITY STOP BIT BIT D6 D7 002aaa581 © Koninklijke Philips Electronics N.V. 2004. All rights reserved ...
Page 41
... UART frame Rev. 03 — 10 December 2004 SC16C650B stop bit time 16 002aaa212 stop 002aaa213 © Koninklijke Philips Electronics N.V. 2004. All rights reserved ...
Page 42
... 16.66 16.66 16.00 16.00 17.65 17.65 1.22 1.27 16.51 16.51 14.99 14.99 17.40 17.40 1.07 0.656 0.656 0.63 0.63 0.695 0.695 0.048 0.05 0.650 0.650 0.59 0.59 0.685 0.685 0.042 REFERENCES JEDEC JEITA MS-018 EDR-7319 Rev. 03 — 10 December 2004 SC16C650B SOT187 detail X (1) ( max. max. 1.44 0.18 0.18 0.1 2.16 2.16 1. ...
Page 43
... 2 scale (1) ( 0.18 7.1 7.1 9.15 9.15 0.5 1 0.12 6.9 6.9 8.85 8.85 REFERENCES JEDEC JEITA MS-026 Rev. 03 — 10 December 2004 SC16C650B SOT313 detail X (1) ( 0.75 0.95 0.95 7 0.2 0.12 0.1 o 0.45 0.55 0.55 0 EUROPEAN ISSUE DATE PROJECTION 00-01-19 03-02-25 © ...
Page 44
... 2 scale ( 3.25 5.1 3.25 0.5 0.5 3.5 3.5 2.95 4.9 2.95 0.3 REFERENCES JEDEC JEITA MO-220 - - - Rev. 03 — 10 December 2004 SC16C650B SOT617 detail 0.05 0.1 0.1 0.05 EUROPEAN ISSUE DATE PROJECTION 01-08-08 02-10-18 © Koninklijke Philips Electronics N.V. 2004. All rights reserved ...
Page 45
... 0.53 0.36 52.5 14.1 2.54 0.38 0.23 51.5 13.7 0.021 0.014 2.067 0.56 0.1 0.015 0.009 2.028 0.54 REFERENCES JEDEC JEITA MO-015 SC-511-40 Rev. 03 — 10 December 2004 SC16C650B SOT129 max. 3.60 15.80 17.42 15.24 0.254 3.05 15.24 15.90 0.14 0.62 0.69 0.6 0.01 0.089 0.12 0.60 0.63 EUROPEAN ISSUE DATE ...
Page 46
... C (SnPb process) or below 245 C (Pb-free process) – for all the BGA and SSOP-T packages 9397 750 14451 Product data UART with 32-byte FIFOs and IrDA encoder/decoder Rev. 03 — 10 December 2004 SC16C650B ). stg(max) © Koninklijke Philips Electronics N.V. 2004. All rights reserved ...
Page 47
... When using a dedicated tool, all other leads can be soldered in one operation within seconds between 270 and 320 C. 9397 750 14451 Product data UART with 32-byte FIFOs and IrDA encoder/decoder 2 Rev. 03 — 10 December 2004 SC16C650B 3 350 mm so called so called small/thin packages. © Koninklijke Philips Electronics N.V. 2004. All rights reserved ...
Page 48
... DHVQFN, HBCC, HBGA, not suitable HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS [7] PLCC , SO, SOJ suitable LQFP, QFP, TQFP not recommended SSOP, TSSOP, VSO, not recommended VSSOP Rev. 03 — 10 December 2004 SC16C650B [2] Reflow Dipping [3] suitable not suitable suitable [6] suitable suitable [7][8] suitable [9] suitable 10 C measured in the atmosphere of the refl ...
Page 49
... Product data (9397 750 13317) 01 20040330 - Product data (9397 750 11994) 9397 750 14451 Product data UART with 32-byte FIFOs and IrDA encoder/decoder Rev. 03 — 10 December 2004 SC16C650B © Koninklijke Philips Electronics N.V. 2004. All rights reserved ...
Page 50
... Rev. 03 — 10 December 2004 SC16C650B Fax: + 24825 © Koninklijke Philips Electronics N.V. 2004. All rights reserved ...
Page 51
... Scratchpad Register (SPR 7.10 Enhanced Feature Register (EFR 7.11 SC16C650B external reset conditions . . . . . . 31 © Koninklijke Philips Electronics N.V. 2004. Printed in the U.S.A. All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice ...