sc16c750-04 NXP Semiconductors, sc16c750-04 Datasheet - Page 20

no-image

sc16c750-04

Manufacturer Part Number
sc16c750-04
Description
Sc16c750 Universal Asynchronous Receiver/transmitter Uart With 64-byte Fifo
Manufacturer
NXP Semiconductors
Datasheet
Philips Semiconductors
9397 750 11623
Product data
Table 10:
Table 11:
Bit
2
1
0
FCR[7]
0
0
1
1
Symbol
FCR[2]
FCR[1]
FCR[0]
FIFO Control Register bits description
RCVR trigger levels
FCR[6]
0
1
0
1
Rev. 04 — 20 June 2003
Description
Transmit operation in mode ‘1’: When the SC16C750 is in FIFO mode
(FCR[0] = logic 1; FCR[3] = logic 1), the TXRDY pin will be a logic 1
when the transmit FIFO is completely full. It will be a logic 0 when the
trigger level has been reached.
Receive operation in mode ‘1’: When the SC16C750 is in FIFO mode
(FCR[0] = logic 1; FCR[3] = logic 1) and the trigger level has been
reached, or a Receive Time-Out has occurred, the RXRDY pin will go to
a logic 0. Once activated, it will go to a logic 1 after there are no more
characters in the FIFO.
XMIT FIFO reset.
RCVR FIFO reset.
FIFO enable.
Logic 0 = No FIFO transmit reset (normal default condition).
Logic 1 = Clears the contents of the transmit FIFO and resets the
FIFO counter logic (the transmit shift register is not cleared or
altered). This bit will return to a logic 0 after clearing the FIFO.
Logic 0 = No FIFO receive reset (normal default condition).
Logic 1 = Clears the contents of the receive FIFO and resets the FIFO
counter logic (the receive shift register is not cleared or altered). This
bit will return to a logic 0 after clearing the FIFO.
Logic 0 = Disable the transmit and receive FIFO (normal default
condition).
Logic 1 = Enable the transmit and receive FIFO. This bit must be a
‘1’ when other FCR bits are written to, or they will not be
programmed.
RX FIFO trigger level (bytes)
16-byte operation
1
4
8
14
…continued
© Koninklijke Philips Electronics N.V. 2003. All rights reserved.
UART with 64-byte FIFO
64-byte operation
1
16
32
56
SC16C750
20 of 45

Related parts for sc16c750-04