lc89201 Sanyo Semiconductor Corporation, lc89201 Datasheet

no-image

lc89201

Manufacturer Part Number
lc89201
Description
9600-bps Facsimile Modem
Manufacturer
Sanyo Semiconductor Corporation
Datasheet
Ordering number : EN*4974
Preliminary
Overview
The LC89201 is a CMOS single-chip, synchronous, half-
duplex, 9600-bps fax modem designed for use with public
telephone networks. Built in are such essential features for
Group III facsimile systems as modulator, demodulator,
transmission filters, and V.24 interface.
The LSI supports the V.29, V.27ter, V.21ch2, T.30, and
T.4 telecommunications standards promulgated by the
ITU-T (formerly the CCITT) for transmission at 9600,
7200, 4800, 2400 and 300 bps. Advanced signal
processing provides reliable data transmissions even under
adverse circuit conditions. Built-in High-level Data Link
Control (HDLC) support permits the construction of Error
Correction Mode (ECM) facsimile machines.
Features
• Support for the following ITU-T standards: V.29 (9600,
• Half-duplex operation.
• Group III facsimile support.
• Automatic switching between high- (V.29 and V.27ter)
• Short training (for ITU-T V.27ter only).
• HDLC framing and deframing (V.29, V.27ter, and
• Tone generation and detection.
• Dual-tone multifrequency (DTMF) generation and
• Call progress tone detection.
• Pseudo link back tone generation.
• Built-in automatic adaptive equalizer.
• Built-in fixed-amplitude amplifier.
• Built-in transmission filters (digital filters).
• Programmable transmission level adjustment.
• Dynamic range for reception of 0 to –47 dBm.
• Programmable reception sensitivity adjustment.
• DTE interface.
• Programmable interrupt generator.
7200 and 4800 bps), V.27ter (4800 and 2400 bps),
V.21ch2 (300 bps), T.30, and T.4.
and low-speed (V.21ch2) incoming facsimiles.
V.21ch2).
detection.
— Link amplitude equalizer
— Cable amplitude equalizer
— Serial interface (ITU-T V.24)
— Parallel interface (4 words
FIFO)
SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN
8 bits, with built-in
• Built-in eye pattern generator.
• Adaptive differential pulse-code modulation (ADPCM).
• Caller ID detection.
• Built-in diagnostics.
• Energy-saving CMOS design (typ. 250 mW).
• Single 5 V power supply.
• 80-pin flat package (QIP-80E).
Package Dimensions
unit: mm
3174-QFP80E
9600-bps Facsimile Modem
[LC89201]
92995HA (OT) No. 4974-1/8
LC89201
SANYO: QIP80E
CMOS LSI

Related parts for lc89201

lc89201 Summary of contents

Page 1

... Ordering number : EN*4974 Preliminary Overview The LC89201 is a CMOS single-chip, synchronous, half- duplex, 9600-bps fax modem designed for use with public telephone networks. Built in are such essential features for Group III facsimile systems as modulator, demodulator, transmission filters, and V.24 interface. The LSI supports the V.29, V.27ter, V.21ch2, T.30, and T ...

Page 2

... System Block Diagram LC89201 No. 4974-2/8 ...

Page 3

... Internal Block Diagram LC89201 No. 4974-3/8 ...

Page 4

... Reference power supply. This must be half AV REF System clock input (29.4912 MHz Oscillator amplifier output 80 CLKOUT O Output clock, one-quarter the frequency of the internal master clock (9.216 MHz). 56 TESTMB I Test pin. Connect CKSB I Test pin. Connect to DV LC89201 Function . No. 4974-4/8 ...

Page 5

... Transmission buffer input/output pins. (For details, see circuit diagram.) 42 OPA2O O 47 OPA1P I 46 OPA1M I Reception buffer input/output pins (For details, see circuit diagram.) 45 OPA1O O 49 PGCI I Reception gain adjustment circuit input. (For details, seecircuit diagram.) 48 PGCO O Reception gain adjustment circuit output. LC89201 Function Function Function Function No. 4974-5/8 ...

Page 6

... Operating temperature Storage temperature Soldering heat resistance Allowable Operating Ranges –30 to +70°C, DGND, AGND, PGND = 0 V Parameter Symbol DV DD Supply voltage Input voltage V IN LC89201 Function . Symbol Conditions DV max Ta = 25° max Ta = 25° max Ta = 25° ...

Page 7

... IA Output voltage range V OA Output impedance R O Current drain Characteristics 1. DTE interface timing LC89201 Conditions TTL levels: RESETB, PRSTB, STOPB A4 D7, CSB, READB, WRITEB, RTSB, TXD, HOLDB, MC, TESTMB, CKSB V = DGND, AGND, PGND RESETB, PRSTB, STOPB A4 D7, CSB, ...

Page 8

... SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties. This catalog provides information as of September, 1995. Specifications and information herein are subject to change without notice. LC89201 Conditions min 15 ...

Page 9

Caption P.2 1. Host CPU 2. 29.4912-MHz crystal oscillator or crystal resonator 3. Telephone line 4. Power supply 5. Auxiliary analog input 6. Eye pattern generator 7. Oscilloscope 8. Power-on reset circuit P.3 1. Interface memory 2. Timing generator 3. ...

Related keywords