cxl1511m Sony Electronics, cxl1511m Datasheet

no-image

cxl1511m

Manufacturer Part Number
cxl1511m
Description
Ccd Delay Line For Pal
Manufacturer
Sony Electronics
Datasheet
For the availability of this product, please contact the sales office.
Description
conjunction with Y/C signal processing ICs for PAL.
This CCD delay line provides the comb filter output
for eliminating the chrominance signal cross talk and
1H delay output for luminance signals.
Features
• Single power supply (5V)
• Built-in triplex progression PLL circuit
• Comb filter characteristics selectable
• Delay time for 1H delay output selectable
• Built-in peripheral circuits
• Positive phase signal input, positive phase signal
Functions
• Comb filter output
• 1H delay output for luminance signal
• Clock driver
• Autobias circuit
• Input clamp circuit (for luminance signals)
• Center bias circuit (for chrominance signals)
• Sample-and-hold circuit
• Triplex progression PLL circuit
• Luminance signal delay time/comb filter
• Clock buffer output circuit
Absolute Maximum Ratings (Ta = 25°C)
• Supply voltage
• Operating temperature
• Storage temperature
• Allowable power dissipation P
Recommended Operating Voltage (Ta = 25°C)
Structure
The CXL1511M is an IC developed for use in
output
characteristics selection circuit
CMOS-CCD
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
CCD Delay Line for PAL
V
Topr –10 to +60 °C
Tstg –55 to +150 °C
V
DD
D
DD
5V ± 5%
500
+6
mW
V
– 1 –
CXL1511M
24 pin SOP (Plastic)
E95224-ST

Related parts for cxl1511m

cxl1511m Summary of contents

Page 1

... CCD Delay Line for PAL For the availability of this product, please contact the sales office. Description The CXL1511M developed for use in conjunction with Y/C signal processing ICs for PAL. This CCD delay line provides the comb filter output for eliminating the chrominance signal cross talk and 1H delay output for luminance signals ...

Page 2

... Selector Autobias 1H/ circuit (C) Bias circuit Bias circuit 0.3Vp-p to 1.0Vp-p (0.5Vp-p Typ.) 4.433619MHz fsc buffer D Output circuit (S/H) Autobias circuit (Y) Clamp circuit – 2 – CXL1511M PLL Timing Driver Driver 1 2 Output 1H circuit (S/ ...

Page 3

... Phase comparator output 16 (NC) — 17 (NC) — 18 (NC) — AB Autobias output (P) 20 fsc O fsc buffer output 21 AB-C Autobias output ( CONT Control input I 23 C-OUT O Chrominance signal output V 24 — GND SS Description — — — — — — — — – 3 – CXL1511M ...

Page 4

... Description of Functions The CXL1511M enables the chrominance comb filter characteristics and luminance signal delay time to be selected in the control input state. CONT Mode (typical example) L PAL/GBI H 4.43NTSC CONT Input Level Min. Typ. Max. L/H — 2.0 5.0 6.0 • fsc Output Pin The buffer output of the clock input from the CLK pin is provided at the fsc output pin. Since a pull-up resistor is contained inside the IC, the supply voltage is produced during open, and the output is stopped ...

Page 5

... CXL1511M Typ. Max. Unit NOTE Typ. Max. Unit NOTE –1 0 –40 –25 ...

Page 6

... CXL1511M Typ. Max. Unit NOTE –1 deg mVrms ...

Page 7

... Calculate with the gain applying when 200mVp-p and 500mVp-p sine waves (see Note 2 for the frequencies) are input to C-IN1 and C-IN2. (Example of calculation) Output voltage with 500mVp-p input (mVp-p) LIC1 = 20 log Output voltage with 200mVp-p input (mVp-p) [dB] [dB] see Note 2 : 4.429712MHz : 4.425744MHz : 4.43MHz 500mVp-p [dB] 200mVp-p – 7 – CXL1511M ...

Page 8

... Measure the internal clock component (3fsc: 13.300856MHz component) when no signals are input. 8. Measure the delay time of the C-OUT output when the C-IN1 signal is input. fN 4.425806MHz 4.417869MHz fN fp Frequency – 8 – CXL1511M 178mV 321mV 143mV ...

Page 9

... Input the 5-step staircase wave only for the luminance signal shown in the figure below, and measure the Y-OUT luminance level (Y) and SYNC level (S). 357mV Y S 143mV 357mV 143mV (Example of calculation) S (mV) LNY1 = Y (mV) 500mV 143mV – 9 – CXL1511M 500mV 100 ...

Page 10

... CXL1511M ...

Page 11

... CXL1511M ...

Page 12

... Differential gain vs. Supply voltage 4.75 5 Supply voltage [V] Frequency response vs. Supply voltage –1 –2 –3 4.75 5.25 Chrominance linearity vs. Supply voltage 0.3 0.2 0.1 0 –0.1 –0.2 –0.3 5.25 4.75 Differential phase vs. Supply voltage 5.25 4.75 – 12 – CXL1511M 5 5.25 Supply voltage [V] 5 5.25 Supply voltage [V] 5 5.25 Supply voltage [V] ...

Page 13

... Chrominance linearity vs. Ambient temperature –1 – –10 0 Differential phase vs. Ambient temperature –10 0 Ambient temperature [°C] – 13 – CXL1511M Ambient temperature [° Ambient temperature [° ...

Page 14

... Unit 0.4 15.0 – 0 0.45 ± 0.1 SONY CODE SOP-24P-L01 EIAJ CODE SOP024-P-0300-A JEDEC CODE 24PIN SOP (PLASTIC 1.27 ± 0.12 M PACKAGE STRUCTURE MOLDING COMPOUND LEAD TREATMENT LEAD MATERIAL PACKAGE WEIGHT – 14 – CXL1511M + 0.4 1.85 – 0.15 0.15 + 0.2 0.1 – 0.05 + 0.1 0.2 – 0.05 EPOXY/PHENOL RESIN SOLDER PLATING COPPER ALLOY / 42ALLOY 0.3g ...

Related keywords