m65761fp Renesas Electronics Corporation., m65761fp Datasheet - Page 12

• Manufacturer Part Number: m65761fp
• Description: Assp>ics For Audio Accessory>karaoke Processors Qm-coder
• Manufacturer: Renesas Electronics Corporation.

M65761FP
d2 (RC):
d3 (JP):
(4) Status register (R)
(Address: 2)
d0 (JS):
d1 (DS):
d2 (MS):
d3 (IS):
d4 (SC):
d5 (PS):
(5) Interrupt enable register (W/R)
(Address: 3)
d0 (JE):
d1 (DE):
d2 (ME):
REJ03F0234-0200 Rev.2.00 Sep 14, 2007
Page 12 of 33
STAT_REG:
IENB_REG
This command starts and stops R/W of context table RAM. (1: R/W start, 0: R/W end)
The context table RAM is read out or written in by making this bit to "1".
When reading/writing is finished, this bit must have "0" on it.
This selected temporary stop and the end of termination of coding/decoding/through processing.
(1: Temporary stop selected, 0: End of processing selected)
When the process start command d1 (JC) is issued by making this JP bit to 1, the processing stops
temporarily when the set number of lines have been processed. Then, if the process start command d1 (JC)
is issued, processing restarts. (See " Sequence of Setting Up Registers " (3))
This register indicates the status of processing in initialization, coding, decoding and through.
(0: Processing in progress (being initialized), 1: End of processing)
This JS bit goes to "1" when the initialization is completed as RAM initialization command is issued.
(IC = 1) This JS bit goes to "1" when all coded data has been read out during coding in case when the
process start command of the processing end is issued. (JC = 1, JP = 0) This JS bit goes to "1" when
reading all the image data has been completed during the image data through and decoding. Moreover, this
JS bit stays "0" even when the set number of lines have been processed when the command to start
processing the process which has been stopped temporarily has been issued (JC = 1, JP = 1). (However,
interrupts are issued during the temporary stops.)
This is used for read and write ready of coded data. (In case of the through mode, this is used for the image
data.) (1: Ready, 0: Reading no possible)
It is possible to do R/W of data by the way of the data write/read buffer when this bit is 1.
This detects the marker code during decoding. (0: not detected, 1: detected)
This bit goes to "1" if any marker is detected during decoding.
This indicates the status of the interrupt request. (0: No request, 1: Request exists)
This shows the SC count over error during coding. (0: Normal, 1: There is a SC counter overflow)
Note: The SC counter counts the "FF" data bytes which occur during coding. Coding continues even
Processing modes (Stopped temporary/End of trailer) (1: Process temporarily stopped, 0: End of processing)
This PS bit corresponds to the temporary stop and end of processing of d3 bit (JP) processing of the
command register.
Temporary stop/end of trailer interrupt of initialization/coding/decoding/through.
(0: interrupt mask, 1: interrupt enable)
Coded data (image data) read out/write in ready interrupt.
(0: interrupt mask, 1: interrupt enable)
Marker code detection interrupt during decoding. (0: interrupt mask, 1: interrupt enable)
when the SC counter overflows, this means correct coding data will not be outputted. (Coding error)
d7
MP
d7
0
PS
d5
0
SC
SE
d3
IS
ME
MS
DE
DS
JE
d0
JS
d0