AD7816-7818 Analog Devices, AD7816-7818 Datasheet - Page 15

no-image

AD7816-7818

Manufacturer Part Number
AD7816-7818
Description
Single- and 4-Channel/ 9 us/ 10-Bit ADCs with On-Chip Temperature Sensor
Manufacturer
Analog Devices
Datasheet
Read Operation
Figure 20 shows the timing diagram for a serial read from the
AD7817. CS is brought low to enable the serial interface and
RD/WR is set logic high to indicate that the data transfer is a
serial read from the AD7817. The rising edge of RD/WR clocks
out the first data bit (DB9), subsequent bits are clocked out on
the falling edge of SCLK and are valid on the rising edge. Ten
bits of data are transferred during a read operation. However,
the user has the choice of clocking only eight bits if the full ten
bits of the conversion result are not required. The serial data can
be accessed in a number of bytes if ten bits of data are being
read. However, RD/WR must remain high for the duration of
the data transfer operation. Before starting a new data read
operation the RD/WR signal must brought low and high again.
At the end of the read operation, the D
impedance state on the rising edge of the CS or the falling edge
of RD/WR, whichever occurs first.
Write Operation
Figure 20 also shows a control byte write operation to the
AD7817. The RD/WR input goes low to indicate to the part
that a serial write is about to occur. The AD7817 control byte
is loaded on the rising edge of the first eight clock cycles of the
serial clock with data on all subsequent clock cycles being ig-
nored. To carry out a second successive write operation, the
RD/WR signal must be brought high and low again.
Simplifying the Serial Interface
To minimize the number of interconnect lines to the AD7817,
the user can connect the CS line to DGND. This is possible if
the AD7817 is not sharing the serial bus with another device. It
is also possible to tie the D
arrangement is compatible with the 8051 microcontroller. The
68HC11, 68HC05 and PIC16Cxx can be configured to operate
with a single serial data line. In this way the number of lines
required to operate the serial interface can be reduced to three,
i.e., RD/WR, SCLK and D
AD7816 AND AD7818 SERIAL INTERFACE MODE
The serial interface on the AD7816 and AD7818 is a three-wire
interface with read and write capabilities. Data is read from the
output register and the control byte is written to the AD7816
REV. A
RD/WR
SCLK
D
D
OUT
CS
IN
t
4
t
5
1
DB8
t
6
IN
IN/OUT
and D
2
DB7
—see Figure 6.
OUT
t
CONTROL BYTE
3
7
DB6
Figure 20. AD7817 Serial Interface Timing Diagram
OUT
lines together. This
line enters a high
t
7
8
DB1
t
9
8
DB0
–15–
t
12
and AD7818 via the D
mode and requires an externally applied serial clock to the
SCLK input to access data from the data register or write the
control byte. The RD/WR line is used to determine whether
data is being written to or read from the AD7816 and AD7818.
When data is being written to the devices the RD/WR line is set
logic low and when data is being read from the part the line is
set logic high—see Figure 21. The serial interface on the
AD7816 and AD7818 are designed to allow the part to be inter-
faced to systems that provide a serial clock that is synchronized
to the serial data, such as the 80C51, 87C51, 68HC11, 68HC05
and PIC16Cxx microcontrollers.
Read Operation
Figure 21 shows the timing diagram for a serial read from the
AD7816 and AD7818. The RD/WR is set logic high to indicate
that the data transfer is a serial read from the devices. When
RD/WR is logic high the D
and the first data bit (DB9) appears on the pin. Subsequent bits
are clocked out on the falling edge of SCLK, starting with the
second SCLK falling edge after RD/WR goes high and are valid
on the rising edge of SCLK. Ten bits of data are transferred
during a read operation. However the user has the choice of
clocking only eight bits if the full ten bits of the conversion
result are not required. The serial data can be accessed in a
number of bytes if ten bits of data are being read; however,
RD/WR must remain high for the duration of the data transfer
operation. To carry out a successive read operation the RD/WR
pin must be brought logic low and high again. At the end of the
read operation, the D
falling edge of RD/WR.
Write Operation
A control byte write operation to the AD7816 and AD7818 is
also shown in Figure 21. The RD/WR input goes low to indicate
to the part that a serial write is about to occur. The AD7816
and AD7818 control bytes are loaded on the rising edge of the
first eight clock cycles of the serial clock with data on all subse-
quent clock cycles being ignored. To carry out a successive write
to the AD7816 or AD7818 the RD/WR pin must be brought
logic high and low again.
t
10
t
11
1
DB9
2
DB8
t
13
3
DB7
IN/OUT
AD7816/AD7817/AD7818
IN/OUT
IN/OUT
pin becomes a logic input on the
line. The part operates in a slave
9
pin becomes a logic output
DB1
10
DB0
t
14a
t
14b

Related parts for AD7816-7818