74HC273 Philips, 74HC273 Datasheet - Page 2

no-image

74HC273

Manufacturer Part Number
74HC273
Description
Octal D-type flip-flop with reset positive-edge trigger
Manufacturer
Philips
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74HC273
Manufacturer:
NEC
Quantity:
2 021
Part Number:
74HC273
Manufacturer:
ST
0
Part Number:
74HC2730
Quantity:
2 625
Part Number:
74HC273A
Manufacturer:
MOTOROLA
Quantity:
6
Part Number:
74HC273B1R ST
Manufacturer:
ST
0
Part Number:
74HC273BI
Manufacturer:
ST
0
Part Number:
74HC273D
Manufacturer:
PHILIPS
Quantity:
1 850
Part Number:
74HC273D
Manufacturer:
ST
0
Company:
Part Number:
74HC273D
Quantity:
47
Part Number:
74HC273D+653
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
74HC273D,653
Manufacturer:
NXP
Quantity:
1 000
Part Number:
74HC273DB
Manufacturer:
TI
Quantity:
7
Part Number:
74HC273DB
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
74HC273DW
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
74HC273DWR
Manufacturer:
TI/德州仪器
Quantity:
20 000
Philips Semiconductors
FEATURES
QUICK REFERENCE DATA
GND = 0 V; T
Notes
1. C
2. For HC the condition is V
ORDERING INFORMATION
See
September 1993
SYMBOL
t
f
C
C
PHL/
max
Ideal buffer for MOS microprocessor or memory
Common clock and master reset
Eight positive edge-triggered D-type flip-flops
See “377” for clock enable version
See “373” for transparent latch version
See “374” for 3-state version
Output capability; standard
I
Octal D-type flip-flop with reset;
positive-edge trigger
I
PD
CC
f
f
C
V
For HCT the condition is V
i
o
“74HC/HCT/HCU/HCMOS Logic Package Information”
CC
PD
= input frequency in MHz
L
t
category: MSI
= output frequency in MHz
(C
PLH
= output load capacitance in pF
P
= supply voltage in V
is used to determine the dynamic power dissipation (P
L
D
= C
V
amb
CC
PD
PARAMETER
propagation delay
maximum clock frequency
input capacitance
power dissipation capacitance per flip-flop
2
= 25 C; t
CP to Q
MR to Q
V
f
o
CC
) = sum of outputs
2
n
n
f
r
i
= t
I
I
f
= GND to V
= GND to V
= 6 ns
(C
L
V
CC
2
CC
CC
f
o
) where:
1.5 V
2
.
GENERAL DESCRIPTION
The 74HC/HCT273 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT273 have eight edge-triggered, D-type
flip-flops with individual D inputs and Q outputs. The
common clock (CP) and master reset (MR) inputs load and
reset (clear) all flip-flops simultaneously.
The state of each D input, one set-up time before the
LOW-to-HIGH clock transition, is transferred to the
corresponding output (Q
All outputs will be forced LOW independently of clock or
data inputs by a LOW voltage level on the MR input.
The device is useful for applications where the true output
only is required and the clock and master reset are
common to all storage elements.
D
CONDITIONS
C
notes 1 and 2
L
in W):
= 15 pF; V
CC
= 5 V
n
) of the flip-flop.
74HC/HCT273
Product specification
HC
15
15
66
3.5
20
TYPICAL
HCT
15
20
36
3.5
23
UNIT
ns
ns
MHz
pF
pF

Related parts for 74HC273