74LVC2G07 Philips Semiconductors, 74LVC2G07 Datasheet - Page 2

no-image

74LVC2G07

Manufacturer Part Number
74LVC2G07
Description
Buffers with open-drain outputs
Manufacturer
Philips Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74LVC2G07DW-7
Manufacturer:
DIDDES
Quantity:
20 000
Part Number:
74LVC2G07FW4-7
Manufacturer:
DIODES/美台
Quantity:
20 000
Company:
Part Number:
74LVC2G07FW4-7
Quantity:
30 000
Part Number:
74LVC2G07FZ4-7
Manufacturer:
DIODES/美台
Quantity:
20 000
Part Number:
74LVC2G07GM
Manufacturer:
NEXPERIA/安世
Quantity:
20 000
Part Number:
74LVC2G07GV
Manufacturer:
NXP
Quantity:
16
Part Number:
74LVC2G07GV
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Company:
Part Number:
74LVC2G07GV
Quantity:
100
Part Number:
74LVC2G07GW
Manufacturer:
NXP
Quantity:
207 000
Part Number:
74LVC2G07GW
Manufacturer:
NXP Semiconductors
Quantity:
260
Company:
Part Number:
74LVC2G07GW
Quantity:
386
Company:
Part Number:
74LVC2G07GW
Quantity:
386
Part Number:
74LVC2G07GW,125
Manufacturer:
NXP Semiconductors
Quantity:
2 350
Philips Semiconductors
FEATURES
QUICK REFERENCE DATA
GND = 0 V; T
Notes
1. C
2. The condition is V
2004 Sep 08
t
C
C
PLZ
Wide supply voltage range from 1.65 V to 5.5 V
5 V tolerant input/output for interfacing with 5 V logic
High noise immunity
Complies with JEDEC standard:
– JESD8-7 (1.65 V to 1.95 V)
– JESD8-5 (2.3 V to 2.7 V)
– JESD8B/JESD36 (2.7 V to 3.6 V).
CMOS low power consumption
Latch-up performance exceeds 250 mA
Direct interface with TTL levels
Inputs accept voltages up to 5 V
Multiple package options
ESD protection:
– HBM EIA/JESD22-A114-B exceeds 2000 V
– MM EIA/JESD22-A115-A exceeds 200 V.
Specified from 40 C to +85 C and 40 C to +125 C.
I
PD
Buffers with open-drain outputs
SYMBOL
24 mA output drive (V
P
f
f
C
V
N = total load switching outputs;
/t
i
o
D
CC
PD
= input frequency in MHz;
L
(C
PZL
= output frequency in MHz;
= output load capacitance in pF;
= C
L
is used to determine the dynamic power dissipation (P
= supply voltage in Volts;
PD
V
CC
amb
2
V
propagation delay input nA to output nY V
input capacitance
power dissipation capacitance per gate
CC
= 25 C.
f
o
2
) = sum of outputs.
I
f
= GND to V
i
CC
N + (C
= 3.0 V)
PARAMETER
CC
L
.
V
CC
2
f
o
) where:
V
V
V
V
V
2
CC
CC
CC
CC
CC
CC
DESCRIPTION
The 74LVC2G07 is a high-performance, low-power,
low-voltage, Si-gate CMOS device superior to most
advanced CMOS compatible TTL families.
Input can be driven from either 3.3 V or 5 V devices. This
feature allows the use of this device in a mixed
3.3 V and 5 V environment.
Schmitt trigger action at all inputs makes the circuit tolerant
for slower input rise and fall time.
This device is fully specified for partial power-down
applications using I
preventing the damaging backflow current through the
device when it is powered down.
The 74LVC2G07 provides two non-inverting buffers.
The output of the device is an open drain and can be
connected to other open-drain outputs to implement
active-LOW wired-OR or active-HIGH wired-AND
functions.
= 1.8 V; C
= 2.5 V; C
= 2.7 V; C
= 3.3 V; C
= 5.0 V; C
= 3.3 V; notes 1 and 2
D
in W).
CONDITIONS
L
L
L
L
L
= 30 pF; R
= 30 pF; R
= 50 pF; R
= 50 pF; R
= 50 pF; R
off
. The I
L
L
L
L
L
= 1 k
= 500
= 500
= 500
= 500
off
circuitry disables the output,
Product specification
3.5
2.4
2.3
2.6
1.5
2.5
6.5
TYPICAL
74LVC2G07
ns
ns
ns
ns
ns
pF
pF
UNIT

Related parts for 74LVC2G07