DP8390 NSC [National Semiconductor], DP8390 Datasheet - Page 4

no-image

DP8390

Manufacturer Part Number
DP8390
Description
NIC Network Interface Controller
Manufacturer
NSC [National Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DP83900V
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
DP83901AV
Manufacturer:
NS
Quantity:
5 510
Part Number:
DP83901AV
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
DP83901AV
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
DP83901V
Manufacturer:
NSC
Quantity:
5 510
Part Number:
DP83901V
Manufacturer:
HARRIS
Quantity:
5 510
Part Number:
DP83902
Manufacturer:
SUSUMU
Quantity:
15 000
Part Number:
DP83902AV
Quantity:
5 510
Part Number:
DP83902AV
Manufacturer:
NS
Quantity:
16
Part Number:
DP83902AV
Manufacturer:
ST
0
Part Number:
DP83902AV
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
DP83902AV/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
DP83902AV/NOPB
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
DP83902AVJG
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
DP83902AVJG/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
AD0 –AD15
ADS0
Connection Diagrams
5 0 Pin Descriptions
BUS INTERFACE PINS
Symbol
DIP Pin No
14–17
1–12
18
Plastic Chip Carrier
Function
I O Z
I O Z
Order Number DP8390DN or DP8390DV
See NS Package Number N48A or V68A
MULTIPLEXED ADDRESS DATA BUS
ADDRESS STROBE 0
Register Access with DMA inactive CS low and ACK returned from NIC pins
AD0–AD7 are used to read write register data AD8– AD15 float during I O
transfers SRD SWR pins are used to select direction of transfer
Bus Master with BACK input asserted
During t1 of memory cycle AD0– AD15 contain address
During t2 t3 t4 AD0– AD15 contain data (word transfer mode)
During t2 t3 t4 AD0– AD7 contain data AD8– AD15 contain address
(byte transfer mode)
Direction of transfer is indicated by NIC on MWR MRD lines
Input with DMA inactive and CS low latches RA0–RA3 inputs on falling edge
If high data present on RA0–RA3 will flow through latch
Output when Bus Master latches address bits (A0–A15) to external memory
during DMA transfers
4
TL F 8582 – 5
Description
Dual-In-Line Package
TL F 8582– 4

Related parts for DP8390