PEB2096 SIEMENS [Siemens Semiconductor Group], PEB2096 Datasheet - Page 21

no-image

PEB2096

Manufacturer Part Number
PEB2096
Description
Octal Transceiver for UPN Interfaces OCTAT-P
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB2096
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
PEB2096
Quantity:
5 510
Part Number:
PEB20960CTAT-P
Manufacturer:
infineon
Quantity:
13
Part Number:
PEB20960CTAT-P 2.1
Manufacturer:
infineon
Quantity:
15
Part Number:
PEB2096H V1.3
Manufacturer:
SIEMENS
Quantity:
5
Part Number:
PEB2096HV3.1
Manufacturer:
LANTIQ
Quantity:
20 000
2.2.3.2 TAP Controller
The Test Access Port (TAP) controller implements the state machine defined in the
JTAG standard IEEE St. 1149.1. Transitions on the pin TMS cause the TAP controller to
perform a state change.
The TAP controller supports 8 instructions:
• 5 instructions following the standard definition and
• 3 user specific instructions.
Code
0000
0001
0010
0011
11xx
1001
1010
1011
EXTEST is used to examine the board interconnections.
When the TAP controller is in the state “update DR”, all output pins are updated with the
falling edge of TCK. When it has entered state “capture DR” the levels of all input pins
are latched with the rising edge of TCK. The in/out shifting of the scan vectors is typically
done using the instruction SAMPLE/PRELOAD.
INTEST supports internal chip testing.
When the TAP controller is in the state “update DR”, all inputs are updated internally with
the falling edge of TCK. When it has entered state “capture DR” the levels of all outputs
are latched with the rising edge of TCK. The in/out shifting of the scan vectors is typically
done using the instruction SAMPLE/PRELOAD.
Note: 0011 (IDCODE) is the default value of the instruction register.
SAMPLE/PRELOAD provides a snap-shot of the pin level during normal operation or is
used to preload (TDI) / shift out (TDO) the boundary scan with a test vector. Both
activities are transparent to the system functionality.
Note: The input pin XTAL1 should not be evaluated.
Semiconductor Group
The input frequency (15.36 MHz) is not synchronous to TCK (6.25 MHz) which
causes unpredictable snap-shots on the pin XTAL1.
Instruction
IDCODE
BYPASS
User specific
User specific
User specific
EXTEST
INTEST
SAMPLE/PRELOAD
Function
External testing
Internal testing
Snap-shot testing
Reading ID code register
Bypass operation
Continuous pulses on LIna and LInb
Continuous pulses on LIna
Continuous pulses on LInb
21
PEB 2096
01.96

Related parts for PEB2096