74ACQ374PCX FAIRCHILD [Fairchild Semiconductor], 74ACQ374PCX Datasheet

no-image

74ACQ374PCX

Manufacturer Part Number
74ACQ374PCX
Description
Manufacturer
FAIRCHILD [Fairchild Semiconductor]
Datasheet
© 1999 Fairchild Semiconductor Corporation
74ACQ374SC
74ACQ374SJ
74ACQ374PC
74ACTQ374SC
74ACTQ374SJ
74ACTQ374QSC
74ACTQ374PC
74ACQ374 • 74ACTQ374
Quiet Series
with 3-STATE Outputs
General Description
The ACQ/ACTQ374 is a high-speed, low-power octal D-
type flip-flop featuring separate D-type inputs for each flip-
flop and 3-STATE outputs for bus-oriented applications. A
buffered Clock (CP) and Output Enable (OE) are common
to all flip-flops.
The ACQ/ACTQ374 utilizes FACT Quiet Series
ogy to guarantee quiet output switching and improve
dynamic threshold performance. FACT Quiet Series fea-
tures GTO
addition to a split ground bus for superior performance.
Ordering Code:
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Connection Diagram
FACT , Quiet Series , FACT Quiet Series , and GTO
Order Number
output control and undershoot corrector in
Package Number
MQA20
M20B
M20D
M20B
M20D
N20A
N20A
Octal D-Type Flip-Flop
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide Body
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide Body
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150” Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
are trademarks of Fairchild Semiconductor Corporation.
DS010238
technol-
Features
Pin Descriptions
I
Guaranteed simultaneous switching noise level and
dynamic threshold performance
Guaranteed pin-to-pin skew AC performance
Improved latch-up immunity
Buffered positive edge-triggered clock
3-STATE outputs drive bus lines or buffer memory
address registers
Outputs source/sink 24 mA
Faster prop delays than the standard AC/ACT374
CC
Pin Names
D
CP
OE
O
0
0
and I
–D
–O
Package Description
7
7
OZ
reduced by 50%
Data Inputs
Clock Pulse Input
3-STATE Output Enable Input
3-STATE Outputs
July 1989
Revised November 1999
Description
www.fairchildsemi.com

Related parts for 74ACQ374PCX

74ACQ374PCX Summary of contents

Page 1

Quiet Series Octal D-Type Flip-Flop with 3-STATE Outputs General Description The ACQ/ACTQ374 is a high-speed, low-power octal D- type flip-flop featuring separate D-type inputs for each flip- flop and 3-STATE outputs for bus-oriented applications. A buffered Clock ...

Page 2

Logic Symbols IEEE/IEC Logic Diagram Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. www.fairchildsemi.com Functional Description The ACQ/ACTQ374 consists of eight edge-triggered flip- flops with ...

Page 3

Absolute Maximum Ratings Supply Voltage ( Input Diode Current ( 0. 0. Input Voltage ( Output Diode Current ( ...

Page 4

DC Electrical Characteristics for ACQ Symbol Parameter V Quiet Output OLV Minimum Dynamic Minimum HIGH Level IHD Dynamic Input Voltage V Maximum LOW Level ILD Dynamic Input Voltage Note 2: All outputs loaded; thresholds on input associated ...

Page 5

AC Electrical Characteristics for ACQ Symbol Parameter f Maximum Clock MAX Frequency t Propagation Delay PLH PHL n t Output Enable Time PZL t PZH t Output Disable Time PHZ t PLZ t Output to Output ...

Page 6

AC Operating Requirements for ACTQ Symbol Parameter t Setup Time, HIGH or LOW Hold Time, HIGH or LOW Pulse Width, H HIGH or LOW Note 18: Voltage ...

Page 7

FACT Noise Characteristics The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT. Equipment: Hewlett Packard ...

Page 8

Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide Body www.fairchildsemi.com Package Number M20B 8 ...

Page 9

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D 9 www.fairchildsemi.com ...

Page 10

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150” Wide www.fairchildsemi.com Package Number MQA20 10 ...

Page 11

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right ...

Related keywords