25AA640 MICROCHIP [Microchip Technology], 25AA640 Datasheet - Page 9

• Manufacturer Part Number: 25AA640
• Description: 64K SPI Bus Serial EEPROM
• Manufacturer: MICROCHIP [Microchip Technology]

3.5
The RDSR instruction provides access to the status
register. The status register may be read at any time,
even during a write cycle. The status register is format-
ted as follows:
The Write-In-Process (WIP) bit indicates whether the
25xx640 is busy with a write operation. When set to a
‘1’ a write is in progress, when set to a ‘0’ no write is in
read only.
The Block Protection (BP0 and BP1) bits indicate
are set by the user issuing the WRSR instruction.
3.6
The WRSR instruction allows the user to select one of
four levels of protection for the array by writing to the
appropriate bits in the status register. The array is
FIGURE 3-6:
FIGURE 3-7:
progress. This bit is read only.
The Write Enable Latch (WEL) bit indicates the status
of the write enable latch. When set to a ‘1’ the latch
allows writes to the array and status register, when set
to a ‘0’ the latch prohibits writes to the array and status
register. The state of this bit can always be updated via
the WREN or WRDI commands regardless of the state
of write protection on the status register. This bit is
which blocks are currently write protected. These bits
These bits are non-volatile.
See Figure 3-6 for RDSR timing sequence
WPEN
1997 Microchip Technology Inc.
7
Read Status Register (RDSR)
Write Status Register(WRSR)
6
X
X
5
SCK
READ STATUS REGISTER SEQUENCE
WRITE STATUS REGISTER SEQUENCE
SCK
CS
SO
CS
SO
SI
SI
X
4
BP1
3
0
0
0
0
0
0
1
1
BP0
high impedance
2
0
0
instruction
2
instruction
2
0
0
WEL
3
3
1
0
0
4
4
1
0
WIP
5
5
25AA640/25LC640/25C640
0
Preliminary
high impedance
0
0
6
6
1
1
7
7
7
7
8
8
divided up into four segments. The user has the ability
to write protect none, one, two, or all four of the seg-
ments of the array. The partitioning is controlled as
illustrated in Table 3-2.
The Write Protect Enable (WPEN) bit is a non-volatile
bit that is available as an enable bit for the WP pin.
The Write Protect (WP) pin and the Write Protect
Enable (WPEN) bit in the status register control the
programmable hardware write protect feature. Hard-
ware write protection is enabled when WP pin is low
and the WPEN bit is high. Hardware write protection is
disabled when either the WP pin is high or the WPEN
bit is low. When the chip is hardware write protected,
only writes to non-volatile bits in the status register are
disabled. See Table 3-3 for a matrix of functionality on
the WPEN bit.
See Figure 3-7 for WRSR timing sequence
TABLE 3-2:
6
6
9 10 11 12 13 14 15
data from status register
9 10 11 12 13 14 15
data to status register
BP1
5
5
0
0
1
1
4
4
3
3
2
2
ARRAY PROTECTION
BP0
0
1
0
1
1
1
0
0
Array Addresses
Write Protected
(1800h - 1FFFh)
(1000h - 1FFFh)
(0000h - 1FFFh)
upper 1/4
upper 1/2
DS21223A-page 9
none
all