74ACT11B STMicroelectronics, 74ACT11B Datasheet

no-image

74ACT11B

Manufacturer Part Number
74ACT11B
Description
TRIPLE 3-INPUT AND GATE
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74ACT11B
Manufacturer:
ST
0
description
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
EPIC is a trademark of Texas Instruments Incorporated.
D
D
D
D
D
D
This device consists of bus transceiver circuits,
D-type flip-flops, and control circuitry arranged for
multiplexed transmission of data directly from the
data bus or from the internal storage registers.
Enable GAB and GBA are provided to control the
transceiver functions. SAB and SBA control pins
are provided to select whether real-time or stored
data is transferred. The circuitry used for select
control eliminates the typical decoding glitch that
occurs in a multiplexer during the transition
between stored and real-time data. A low input
level selects real-time data, and a high selects
stored data. Figure 1 illustrates the four
fundamental bus-management functions that can
be performed with the octal bus transceivers and
registers.
Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the
appropriate clock pins (CAB or CBA), regardless of the select or enable control pins. When SAB and SBA are
in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by
simultaneously enabling GAB and GBA. In this configuration, each output reinforces its input. Thus, when all
other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last
state.
The 74ACT11652 is characterized for operation from –40 C to 85 C.
Independent Registers and Enables for A
and B Buses
Multiplexed Real-Time and Stored Data
Flow-Through Architecture Optimizes
PCB Layout
Center-Pin V
Minimize High-Speed Switching Noise
EPIC
CMOS) 1-
500-mA Typical Latch-Up Immunity at
125 C
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
t
(Enhanced-Performance Implanted
m
m Process
CC
and GND Configurations
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
OCTAL BUS TRANSCEIVER AND REGISTER
GND
GND
GND
GND
GAB
GBA
SCAS087A – APRIL 1993 – REVISED APRIL 1996
A1
A2
A3
A4
A5
A6
A7
A8
Copyright
DW PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
WITH 3-STATE OUTPUTS
1996, Texas Instruments Incorporated
28
27
26
25
24
23
22
21
20
19
18
17
16
15
CAB
SAB
B1
B2
B3
B4
V
V
B5
B6
B7
B8
CBA
SBA
CC
CC
74ACT11652
1

Related parts for 74ACT11B

74ACT11B Summary of contents

Page 1

D Independent Registers and Enables for A and B Buses D Multiplexed Real-Time and Stored Data D Flow-Through Architecture Optimizes PCB Layout D Center-Pin V and GND Configurations CC Minimize High-Speed Switching Noise D t EPIC (Enhanced-Performance Implanted m CMOS) ...

Page 2

OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS SCAS087A – APRIL 1993 – REVISED APRIL 1996 GAB GBA CAB CBA REAL-TIME TRANSFER BUS B TO BUS A GAB GBA CAB CBA ...

Page 3

INPUTS GAB GBA CAB CBA SAB ‡ ...

Page 4

OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS SCAS087A – APRIL 1993 – REVISED APRIL 1996 logic diagram (positive logic) 14 GBA 1 GAB 16 CBA 15 SBA 28 CAB 27 SAB A1 absolute maximum rating over operating free-air ...

Page 5

PARAMETER PARAMETER TEST CONDITIONS TEST CONDITIONS – – 24 ...

Page 6

OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS SCAS087A – APRIL 1993 – REVISED APRIL 1996 switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2) FROM PARAMETER PARAMETER (INPUT) f ...

Page 7

PARAMETER MEASUREMENT INFORMATION From Output Under Test 500 (see Note A) LOAD CIRCUIT t w Input 1.5 V VOLTAGE WAVEFORMS 1.5 V 1.5 V Input t PLH In-Phase 50 Output t PHL Out-of-Phase ...

Page 8

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, ...

Related keywords