AT45DB021 ATMEL Corporation, AT45DB021 Datasheet
AT45DB021
Available stocks
Related parts for AT45DB021
AT45DB021 Summary of contents
Page 1
... Commercial and Industrial Temperature Ranges Description The AT45DB021 is a 2.7-volt only, serial interface Flash memory suitable for in-sys- tem reprogramming. Its 2,162,688 bits of memory are organized as 1024 pages of 264-bytes each. In addition to the main memory, the AT45DB021 also contains two SRAM data buffers of 264-bytes each. The buffers allow receiving of data while a page in the main memory is being reprogrammed ...
Page 2
... To start a page read, the 8-bit opcode, 52H, is followed by 24 address bits and 32 don’t care bits. In the AT45DB021, the AT45DB021 2 gramming. The device operates from a single power sup ...
Page 3
... The loading of the opcode and the address bits is the same as described previously. ...
Page 4
... The device density is indicated using bits 5, 4, and 3 of the status register. For the AT45DB021, the three bits are 0, 1, and 0. The decimal value of these three binary bits does not equate to the device density; the three bits represent a combinational code relating to differing densities of Serial ...
Page 5
... This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. AT45DB021 - 2.7V to 3.6V 5 ...
Page 6
... P t RESET Pulse Width RST t RESET Recovery Time REC Input Test Waveforms and Measurement Levels 2.4V AC DRIVING LEVELS 0.45V < (10 AT45DB021 6 Condition CS, RESET all inputs at. IH CMOS levels MHz mA 3.6V OUT 3. CMOS Levels IN ...
Page 7
AC Waveforms Two different timing diagrams are shown below. Waveform 1 shows the SCK signal being low when CS makes a high- to-low transition, and Waveform 2 shows the SCK signal being high when CS makes a high-to-low transition. Both ...
Page 8
... It is recommended that “r” logical “0” for densities of 2M bit or smaller. 3. For densities larger than 2M bit, the “r” bits become the most significant Page Address bit for the appropriate density. AT45DB021 8 8 bits SI CMD ...
Page 9
... Main Memory Page Program through Buffers CS SI CMD PA11-7 Buffer Write CS SI CMD Buffer to Main Memory Page Program (Data from Buffer Programmed into Flash Page Each transition represents 8 bits and 8 clock cycles FLASH MEMORY ARRAY MAIN MEMORY PAGE PROGRAM ...
Page 10
... Main Memory Page to Buffer Transfer (Data from Flash Page Read into Buffer Buffer Read Each transition represents 8 bits and 8 clock cycles AT45DB021 10 FLASH MEMORY ARRAY MAIN MEMORY PAGE READ I/O INTERFACE SO PA6-0, BA8 BA7-0 X Starts reading page data into buffer ...
Page 11
... Detailed Bit-Level Read Timing – Inactive Clock Polarity Low Main Memory Page Read CS SCK 1 2 tSU COMMAND OPCODE Buffer Read CS SCK 1 2 tSU COMMAND OPCODE Status Register Read CS SCK 1 2 tSU HIGH-IMPEDANCE ...
Page 12
... COMMAND OPCODE Buffer Read CS SCK 1 2 tSU COMMAND OPCODE Status Register Read CS SCK tSU HIGH-IMPEDANCE SO AT45DB021 HIGH-IMPEDANCE HIGH-IMPEDANCE COMMAND OPCODE ...
Page 13
... PA4 PA4 PA3 PA3 PA2 PA2 PA1 PA1 PA0 PA0 Main Memory Main Memory Page to Buffer 1 Page to Buffer 2 Compare Compare 60H 61H ...
Page 14
... PA0 AT45DB021 14 Buffer 2 to Main Main Main Memory Memory Memory Page Page Page Program Program Program without Through Through Built-In Buffer 1 Buffer 2 Erase Opcode 89H 82H 85H ...
Page 15
... This type of algorithm is used for applications in which the entire array is programmed sequentially, filling the array page-by- page page can be written using either a Main Memory Page Program operation or a Buffer Write operation followed by a Buffer to Main Memory Page Program operation. 3. The algorithm above shows the programming of a single page. The algorithm will be repeated sequentially for each page within the entire array ...
Page 16
... Other algorithms can be used to rewrite portions of the Flash array. Low power applications may choose to wait until 10,000 cumulative page erase/program operations have accumulated before rewriting all pages of the Flash array. See application note AN-4 (“Using Atmel’s Serial DataFlash”) for more details. AT45DB021 16 START ...
Page 17
... Plastic J-Leaded Chip Carrier Package (PLCC) 28R 28-Lead, 0.330" Wide, Plastic Gull-Wing Small Outline Package (SOIC) 28T 28-Lead, Plastic Thin Small Outline Package (TSOP) Ordering Code AT45DB021-JC AT45DB021-RC AT45DB021-TC AT45DB021-JI AT45DB021-RI AT45DB021-TI Package Type Package Operation Range 32J Commercial ( 28R 28T ...
Page 18
... Plastic Thin Small Outline Package (TSOP) Dimensions in Millimeters and (Inches)* *Controlling dimension: millimeters AT45DB021 18 28R, 28-Lead, 0.330" Wide, Plastic Gull Wing Small Outline Package (SOIC) Dimensions in Inches and (Millimeters) .025(.635) X 30° - 45° .012(.305) ...