GS880Z18BGT-300I GSI [GSI Technology], GS880Z18BGT-300I Datasheet - Page 4

no-image

GS880Z18BGT-300I

Manufacturer Part Number
GS880Z18BGT-300I
Description
9Mb Pipelined and Flow Through Synchronous NBT SRAM
Manufacturer
GSI [GSI Technology]
Datasheet
100-Pin TQFP Pin Descriptions
Rev: 1.02 10/2004
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Symbol
A
V
ADV
CKE
DQ
DQ
DQ
LBO
V
V
CK
NC
DQ
0
ZZ
B
B
B
B
FT
DDQ
W
E
E
E
G
A
, A
DD
SS
A
B
C
D
1
2
3
D
A
B
1
Type
I/O
I/O
I/O
I/O
In
In
In
In
In
In
In
In
In
In
In
In
In
In
In
In
In
In
In
In
Chip Enable; Active High. For self decoded depth expansion
Chip Enable; Active Low. For self decoded depth expansion
Byte Write signal for data inputs DQ
Byte Write signal for data inputs DQ
Byte Write signal for data inputs DQ
Byte Write signal for data inputs DQ
4/24
Advance/Load; Burst address counter control pin
Pipeline/Flow Through Mode Control; active low
Burst Address Inputs; Preload the burst counter
Clock Input Buffer Enable; active low
Byte D Data Input and Output pins
Byte A Data Input and Output pins
Byte B Data Input and Output pins
Byte C Data Input and Output pins
Power down control; active high
Linear Burst Order; active low
Output driver power supply
Output Enable; active low
Write Enable; active low
Chip Enable; active low
Core power supply
Clock Input Signal
Description
Address Inputs
No Connect
Ground
GS880Z18/36BT-333/300/250/200/150
A1
B1
C1
D1
–DQ
–DQ
–DQ
–DQ
A9
B9
C9
D9
; active low
; active low
; active low
; active low
© 2001, GSI Technology

Related parts for GS880Z18BGT-300I