LH5324500 SHARP [Sharp Electrionic Components], LH5324500 Datasheet
LH5324500
Related parts for LH5324500
LH5324500 Summary of contents
Page 1
... Static operation TTL compatible I/O Three-state outputs Single +5 V power supply Package: 44-pin, 600-mil SOP DESCRIPTION The LH5324500 is a 24M-bit mask-programmable ROM organized as 3,145,728 8 bits (Byte mode) or 1,572,864 16 bits (Word mode) that can be selected by a BYTE input pin fabricated using silicon-gate CMOS process technology ...
Page 2
... TIMING SENSE AMPLIFIER GENERATOR ADDRESS BUFFER GND -1 CC Figure 2. LH5324500 Block Diagram NOTE SIGNAL GND NC ) when the BYTE pin is set to be LOW in byte mode, and data output (D –1 and A , the data outputs become ‘Unspecified’ ...
Page 3
... OUT 150 – 0 MHz LH5324500 SUPPLY CURRENT Standby ( Operating ( Operating ( Operating ( Operating ( when set to 15 ADDRESS INPUT SUPPLY CURRENT LSB MSB – ...
Page 4
... LH5324500 AC CHARACTERISTICS (V CC PARAMETER SYMBOL Read cycle time t RC Address access time t AA Chip enable access time t ACE Output enable delay time t OE Output hold time CHZ Output floating time t OHZ t AHZ NOTE: 1. This is the time required for the outputs to become high-impedance. ...
Page 5
... AA ACE (NOTE) t ACE (NOTE (NOTE) DATA VALID Figure 3. Byte Mode (BYTE = (NOTE) t ACE (NOTE (NOTE) DATA VALID Figure 4. Word Mode (BYTE = V IH LH5324500 t CHZ t OHZ t OH 5324500 CHZ t OHZ t OH 5324500 ...
Page 6
... LH5324500 NOTE: HI-Z = High impedance. When the address inputs become ‘High’ to both NOTE: HI-Z = High impedance. When the address inputs become ‘High’ to both A 6 HI-Z DATA VALID Figure 5. Byte Mode (BYTE = V ...
Page 7
... MAXIMUM LIMIT DIMENSIONS IN MM [INCHES] MINIMUM LIMIT ORDERING INFORMATION LH5324500 N Device Type Package Example: LH5324500N (CMOS 24M ( 1.5M x 16) Mask-Programmable ROM, 44-pin, 600-mil SOP) 23 13.40 [0.528] 16.40 [0.646] 13.00 [0.512] 15.60 [0.614] SEE 22 DETAIL 0.20 [0.008] 0.10 [0.004] 0.15 [0.006] 1.275 [0.050] 2.9 [0.114] 3 ...