M24C32-FDW6TP STMicroelectronics, M24C32-FDW6TP Datasheet
M24C32-FDW6TP
Specifications of M24C32-FDW6TP
Available stocks
Related parts for M24C32-FDW6TP
M24C32-FDW6TP Summary of contents
Page 1
... Memory array: – 32 Kbit (4 Kbytes) of EEPROM – Page size: 32 bytes – Additional Write lockable page (M24C32-D order codes) ■ Single supply voltage: – 1 5.5 V over –40 °C / +85 °C – 1 5.5 V over –20 °C / +85 °C ■ Write: – ...
Page 2
... Operating supply voltage Power-up conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Device reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Power-down conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Byte Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Page Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Write Identification Page (M24C32-D only Lock Identification Page (M24C32-D only ECC (Error Correction Code) and Write cycling . . . . . . . . . . . . . . . . . . 18 Minimizing Write delays by polling on ACK . . . . . . . . . . . . . . . . . . . . . . 19 Random Address Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Doc ID 4578 Rev 21 ...
Page 3
... M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF 5.2.2 5.2.3 5.3 Read Identification Page (M24C32-D only 5.4 Read the lock status (M24C32-D only Initial delivery state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 7 Maximum rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . and AC parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 9 Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 10 Part numbering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 11 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 Current Address Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Sequential Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 ...
Page 4
... DC characteristics (M24C32-W, device grade Table 15. DC characteristics (M24C32-R, device grade Table 16. DC characteristics (M24C32-F, device grade 6 Table 17. DC characteristics (M24C32-X, device grade 5 Table 18. 400 kHz AC characteristics Table 19. 1 MHz AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 Table 20. TSSOP8 – 8-lead thin shrink small outline, package mechanical data Table 21. SO8N – ...
Page 5
... M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF List of figures Figure 1. Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Figure 2. 8-pin package connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Figure 3. Device select code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Figure 4. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 2 Figure bus protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Figure 6. Write mode sequences with (data write enabled Figure 7. Write mode sequences with (data write inhibited Figure 8 ...
Page 6
... V to 5.5 V, and the M24C32-F and M24C32-DF can operate with a supply voltage from 1 5.5 V, over an ambient temperature range of -40 °C / +85 °C; while the M24C32-X can operate with a supply voltage from 1 5.5 V over an ambient temperature range of -20 °C / +85 °C. ...
Page 7
... M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF Figure 2. 8-pin package connections 1. See Section 9: Package mechanical data for package dimensions, and how to identify pin 1. Doc ID 4578 Rev 21 Description 7/40 ...
Page 8
... Control (WC) is driven high. Write operations are enabled when Write Control (WC) is either driven low or left floating. When Write Control (WC) is driven high, device select and address bytes are acknowledged, Data bytes are not acknowledged. 8/40 M24C32-W M24C32-R M24C32-F M24C32-X M24C32- shown in Figure 3. When not connected (left floating), these inputs SS ...
Page 9
... M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF 2.5 V (ground the reference for the V SS 2.6 Supply voltage (V 2.6.1 Operating supply voltage V Prior to selecting the memory and issuing instructions to it, a valid and stable V within the specified [V in Section 8: DC and AC recommended to decouple the 100 nF) close to the V ...
Page 10
... Memory organization 3 Memory organization The memory is organized as shown below. Figure 4. Block diagram 10/40 M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF Doc ID 4578 Rev 21 ...
Page 11
... M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF 4 Device operation The device supports the I data on to the bus is defined transmitter, and any device that reads the data receiver. The device that controls the data transfer is known as the bus master, and the other as the slave device. A data transfer can only be initiated by the bus master, which will also provide the serial clock for synchronization ...
Page 12
... Serial Data (SDA) after sending eight bits of data. During the 9 acknowledge the receipt of the eight data bits. 12/40 M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF th clock pulse period, the receiver pulls Serial Data (SDA) low to Doc ID 4578 Rev 21 ...
Page 13
... M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF 4.5 Device addressing To start communication between the bus master and the slave device, the bus master must initiate a Start condition. Following this, the bus master sends the device select code, shown in Table 2 (on Serial Data (SDA), most significant bit first). ...
Page 14
... During the internal Write cycle, Serial Data (SDA) is disabled internally, and the device does not respond to any requests. If the Write Control input (WC) is driven High, the Write instruction is not executed and the accompanying data bytes are not acknowledged, as shown in 14/40 M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF Figure A13 A12 A11 ...
Page 15
... M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF 5.1.1 Byte Write After the device select code and the address bytes, the bus master sends one data byte. If the addressed location is Write-protected, by Write Control (WC) being driven high, the device replies with NoAck, and the location is not modified. If, instead, the addressed location is not Write-protected, the device replies with Ack ...
Page 16
... The transfer is terminated by the bus master generating a Stop condition. Figure 7. Write mode sequences with (data write inhibited) WC Byte Write WC Page Write WC (cont'd) Page Write (cont'd) 16/40 M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF ACK ACK Dev sel Byte addr Byte addr R/W ACK ACK Dev sel ...
Page 17
... If the Identification page is locked, the data bytes transferred during the Write Identification Page instruction are not acknowledged (NoAck). 5.1.4 Lock Identification Page (M24C32-D only) The Lock Identification Page instruction (Lock ID) permanently locks the Identification page in Read-only mode. The Lock ID instruction is similar to Byte Write (into memory array) with the following specific conditions: ● ...
Page 18
... A group of four bytes is located at addresses [4*N, 4*N+1, 4*N+2, 4*N+3], where integer. 18/40 M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF ( consequence, the maximum cycling budget is Table 12: Cycling performance by groups of four Doc ID 4578 Rev 21 (a) ...
Page 19
... M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF 5.1.6 Minimizing Write delays by polling on ACK The maximum Write time (t parameters, but the typical time is shorter. To make use of this, a polling sequence can be used by the bus master. The sequence, as shown in ● Initial condition: a Write cycle is in progress. ● ...
Page 20
... RW bit set to 1. The device acknowledges this, and outputs the contents of the addressed byte. The bus master must not acknowledge the byte, and terminates the transfer with a Stop condition. 20/40 M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF ACK NO ACK Dev sel ...
Page 21
... Identification Page from location 10d, the number of bytes should be less than or equal to 22, as the ID page boundary is 32 bytes). 5.4 Read the lock status (M24C32-D only) The locked/unlocked status of the Identification page can be checked by transmitting a specific truncated command [Identification Page Write instruction + one data byte] to the device ...
Page 22
... Initial delivery state 6 Initial delivery state The device is delivered with all bits set to 1 (both in the memory array and in the Identification page - that is, each byte contains FFh). 22/40 M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF Doc ID 4578 Rev 21 ...
Page 23
... M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF 7 Maximum rating Stressing the device outside the ratings listed in the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability ...
Page 24
... Operating clock frequency C Table 10. AC measurement conditions Symbol C Load capacitance bus SCL input rise/fall time, SDA input fall time Input levels Input and output timing reference levels 24/40 M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF Parameter Parameter Parameter Parameter Parameter Doc ID 4578 Rev 21 Min. Max. Unit 2.5 5.5 V – ...
Page 25
... M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF Figure 10. AC measurement I/O waveform Table 11. Input parameters Symbol C Input capacitance (SDA Input capacitance (other pins Input impedance (E2, E1, E0, WC Characterized only, not tested in production. 2. E2, E1, E0 input impedance when the memory is selected (after a Start condition). ...
Page 26
... Characterized value, not tested in production. 3. The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the completion of the internal write cycle t 4. The new M24C32-W devices (identified by the process letter K) offer µA for previous devices identified by process letter A. 26/40 ...
Page 27
... M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF Table 15. DC characteristics (M24C32-R, device grade 6) Symbol Parameter Input leakage current I LI (E1, E2, SCL, SDA) I Output leakage current LO I Supply current (Read Supply current (Write) CC0 I Standby supply current CC1 Input low voltage V IL (SCL, SDA, WC) ...
Page 28
... DC and AC parameters Table 16. DC characteristics (M24C32-F, device grade 6) Symbol Parameter Input leakage current I LI (E1, E2, SCL, SDA) I Output leakage current LO I Supply current (Read Supply current (Write) CC0 I Standby supply current CC1 Input low voltage V IL (SCL, SDA, WC) Input high voltage ...
Page 29
... M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF Table 17. DC characteristics (M24C32-X, device grade 5) Symbol Parameter Input leakage current I LI (E1, E2, SCL, SDA) I Output leakage current LO I Supply current (Read Supply current (Write) CC0 I Standby supply current CC1 Input low voltage V IL (SCL, SDA, WC) ...
Page 30
... CC 7. WC=0 set up time condition to enable the execution of a WRITE command. 8. WC=0 hold time condition to enable the execution of a WRITE command for the M24C32-X, when V 10. The previous M24C32 device (identified by process letter P) offers t M24C32 device offers t minimum value recommended by the I 30/40 M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF ...
Page 31
... NS 1. Only for M24C32 devices identified by the process letter K (devices qualified at 1 MHz). 2. There is no min. or max. values for the input signal rise and fall times however recommended by the I²C specification that the input signal rise and fall times be less than 120 ns when f 3 ...
Page 32
... DC and AC parameters Figure 11. Maximum Figure 12. Maximum 32/40 M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF value versus bus parasitic capacitance (C bus C bus at maximum frequency f value versus bus parasitic capacitance C bus C bus at maximum frequency f Doc ID 4578 Rev 21 ) for bus = 400 kHz C ) for ...
Page 33
... M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF Figure 13. AC waveforms Doc ID 4578 Rev 21 DC and AC parameters 33/40 ...
Page 34
... TSSOP8 – 8-lead thin shrink small outline, package mechanical data Symbol Values in inches are converted from mm and rounded to four decimal digits. 34/40 M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF millimeters Typ. Min. Max. 1.200 0.050 0.150 1.000 0.800 1.050 0.190 0.300 0.090 0.200 0.100 3 ...
Page 35
... M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF Figure 15. SO8N – 8 lead plastic small outline, 150 mils body width, package outline Drawing is not to scale. Table 21. SO8N – 8 lead plastic small outline, 150 mils body width, package data Symbol ccc ...
Page 36
... PDIP8 – 8 pin plastic DIP, 0.25 mm lead frame, package mechanical data Symbol Values in inches are converted from mm and rounded to four decimal digits. 36/40 M24C32-W M24C32-R M24C32-F M24C32-X M24C32- millimeters Typ. Min. Max. 5.33 ...
Page 37
... M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF Figure 17. UFDFPN8 (MLP8) - 8-lead ultra thin fine pitch dual flat no lead, package outline 1. Drawing is not to scale. 2. The central pad (area the above illustration) is internally pulled to V connected to any other voltage or signal line on the PCB, for example during the soldering process. ...
Page 38
... Manufacturing technology code 1. RoHS-compliant (ECOPACK1 2. RoHS-compliant and halogen-free (ECOPACK2 3. The process letters appear on the device package (marking) and on the shipment box. Please contact your nearest ST Sales Office for further information. 38/40 M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF M24C32 - D (2) (2) ® (RoHS compliant) ® ...
Page 39
... Revision history Table 25. Document revision history Date Revision 18-Mar-2011 14-Sep-2011 21-May-2012 25-Jul-2012 Added: – M24C32-DF and all information concerning the Identification Page: sections 4.9, 4.10, 4.17, – ECC section 4.11 – AC table with clock frequency of 1 MHz – Table 4: Device select code Updated: – Section 1: Description 18 – ...
Page 40
... Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America 40/40 M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF Please Read Carefully: © 2012 STMicroelectronics - All rights reserved STMicroelectronics group of companies www ...