MAX9568EEE+ Maxim Integrated, MAX9568EEE+ Datasheet - Page 12

no-image

MAX9568EEE+

Manufacturer Part Number
MAX9568EEE+
Description
Video ICs
Manufacturer
Maxim Integrated
Datasheet

Specifications of MAX9568EEE+

Rohs
yes
Component Analog TV Sync Separator
12
The MAX9568 sync separator extracts sync timing
information from SDTV, EDTV, and HDTV component
video signals. The MAX9568 is a stand-alone device,
and requires no external components to set timing or
bias voltage. The MAX9568 has high input impedance,
eliminating the need for a low-impedance video source
at the input.
The MAX9568 provides composite sync, vertical sync,
and horizontal sync outputs. The MAX9568 provides
automatic SDTV, EDTV, and HDTV detection logic out-
puts to indicate the type of TV standard being
processed. The MAX9568 provides a back-porch clamp
output signal.
The MAX9568 provides a loss-of-sync output to indi-
cate a loss-of-video input signal. The MAX9568 pro-
vides an output to indicate odd and even fields. The
MAX9568 provides a vertical interval coast output
which allows control of a PLL oscillator when coasting
through the vertical interval.
Figure 3. Input-Voltage Range Matrix
______________________________________________________________________________________
Detailed Description
V
CC
- 0.2V
0.2V
INPUT-VOLTAGE RANGE MATRIX
0.5V (-6dB)
2V (+6dB)
CVIDIN provides a high input impedance to the analog
video source. This eliminates the requirement for a low-
impedance video source. Following the input buffer is
the sync slicer block. This block establishes a DC level
for the incoming video signal. The sync information is
stripped by using a comparator with threshold or slice
level that automatically adjusts to the incoming signal.
When the incoming signal has bilevel syncs, the slice is
made 95mV above the sync tip. When the incoming
signal has trilevel syncs, the slice is made 145mV
above the sync tip. The device’s wide dynamic range,
0.2V to V
to 2V
range. The mentioned threshold levels are independent
of the signal amplitude.
CVIDIN is biased to 0.35 x V
tor. Use a 0.1µF capacitor to AC-couple at the input if
the input signal is not within the input-voltage range, as
shown Figure 3.
1V (0dB)
P-P
CC
to be processed and operate in the linear
- 0.2V, allows the video signal from 0.5V
2.7V < V
Component Video Input (CVIDIN)
CC
2V (+6dB)
< 5.5V
0.5V (-6dB)
CC
through a 300kΩ resis-
P-P

Related parts for MAX9568EEE+