N25S830HAT22I ON Semiconductor, N25S830HAT22I Datasheet
N25S830HAT22I
Specifications of N25S830HAT22I
Available stocks
Related parts for N25S830HAT22I
N25S830HAT22I Summary of contents
Page 1
... N25S830HAS22I SOIC−8 (Pb−Free) N25S830HAT22I TSSOP−8 (Pb−Free) N25S830HAS22IT SOIC−8 (Pb−Free) N25S830HAT22IT TSSOP−8 (Pb−Free) †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D. 1 SOIC−8 S SUFFIX ...
Page 2
Table 1. DEVICE OPTIONS Supply (V) Part Number Density N25S830HAS2 256 Kb N25S830HAT2 Table 2. PIN NAMES Pin Name Pin Function CS Chip Select Input SCK Serial Clock Input SI Serial Data Input SO Serial Data Output HOLD Hold Input ...
Page 3
Table 3. ABSOLUTE MAXIMUM RATINGS Item Voltage on any pin relative Voltage on V Supply Relative Power Dissipation Storage Temperature Operating Temperature Soldering Temperature and Time Stresses exceeding Maximum Ratings may damage the ...
Page 4
Table 6. TIMING TEST CONDITIONS Item Input Pulse Level Input Rise and Fall Time Input and Output Timing Reference Levels Output Load Operating Temperature Table 7. TIMING Item Clock Frequency Clock Rise Time Clock Fall Time Clock High Time Clock ...
Page 5
CSS SCK MSB SCK MSB out SCK n+2 n n+2 n+1 n HOLD ...
Page 6
... When CS is high high−Z. CS must be driven low after power−up prior to any sequence being started. SCK Serial Clock I Synchronizes all activities between the memory and controller. All incoming addresses, data and instructions are latched on the rising edge of SCK. Data out is updated on SO after the falling edge of SCK. SI Serial Data In I Receives instructions, addresses and data on the rising edge of SCK ...
Page 7
SCK Instruction High− SCK Instruction High−Z SO ...
Page 8
... First, the 8−bit WRITE instruction is transmitted to the device followed by the 16−bit address with the MSB being a don’t care. After the WRITE instruction and addresses are sent, the data to be stored in memory is shifted in on the SI pin. If operating in page mode, after the initial word of data is shifted in, additional data words can be written as long as the address requested is sequential on the same page ...
Page 9
SCK Instruction Data In to ADDR ...
Page 10
WRITE Status Register Instruction (WRSR) This instruction provides the ability to write the status register and select among several operating modes. Several of the register bits must be set to a low ‘0’ if any of the other CS 0 ...
Page 11
E1 e TOP VIEW SIDE VIEW Notes: (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with JEDEC MO-153. PACKAGE DIMENSIONS TSSOP8, 4.4x3 CASE 948AL−01 ISSUE O SYMBOL MIN A A1 0.05 A2 ...
Page 12
... Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303− ...