LT1768CGN#PBF Linear Technology, LT1768CGN#PBF Datasheet - Page 7

• Manufacturer Part Number: LT1768CGN#PBF
• Description: IC CTRLR CCFL SGL/MULT HP 16SSOP
• Manufacturer: Linear Technology
• Type: CCFL Controllerr

Specifications of LT1768CGN#PBF

• Frequency: 300 ~ 410 kHz
• Current - Supply: 7mA
• Current - Output: 1.5A
• Voltage - Supply: 9 V ~ 24 V
• Operating Temperature: 0°C ~ 125°C
• Package / Case: 16-SSOP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

PGND (Pin 1): The PGND pin is the high current ground
path. High switching current transients and lamp current
flow through the PGND pin.
DIO1/DIO2 (Pins 3/2): Each DIO pin is the common
connection between the cathode and anode of two internal
diodes. The remaining terminals of the diodes are con-
nected to PGND. In a typical application, the DIO1/2 pins
are connected to the low voltage side of the lamps.
Bidirectional lamp current flows into the DIO1/2 pins and
their diodes conduct alternately on the half cycles. The
diode that conducts on the negative cycle has a percentage
of its current diverted into the VC pin. This current nulls
against the programming current specified by the PROG
and PWM pins. A single capacitor on the VC pin provides
both stable loop compensation and an averaging function
to the half wave-rectified lamp current. The diode that
conducts on the positive cycle is used to detect open lamp
conditions. If the current in either of the DIO pins on the
positive cycle is less than 125 A for a minimum of 1 PWM
cycle, then the FAULT pin will be activated and the maxi-
mum source current into the VC pin will be reduced by
approximately 50%. If the current in both of the DIO pins
on the positive cycle is less than 125 A, and the VC pin hits
its clamp value (indicating either an open lamp or lamp
lowside short to ground fault condition) for a minimum of
1 PWM cycle, the gate drive will be latched off. The latch
can be cleared by setting the PROG voltage to zero or
placing the LT1768 in shutdown mode.
SENSE (Pin 4): The SENSE pin is the input to the current
sense comparator. The threshold of the comparator is a
function of the voltage on the VC pin and the switch duty
cycle. The maximum threshold is set at 100mV for duty
cycle less than 50% which corresponds to approximately
3.7V on the VC pin. The SENSE pin has a bias current of
25 A, which flows out of the pin.
VC (Pin 5): The VC pin is the summing junction for the
programming current and the half wave rectified lamp
current and is also an input to the current sense compara-
tor . A fraction of the voltage on the VC pin is compared to
the voltage on the SENSE pin (switch current) for switch
turnoff. During normal operation the VC pin sits between
0.7V (zero switch current) and 3.7V (maximum switch
current). A single capacitor between VC and AGND
PIN
U
FUNCTIONS
U
U
provides lamp current averaging and single pole loop
compensation.
AGND (Pin 6): The AGND pin is the low current analog
ground. It is the negative sense terminal for the internal
reference and current sense amplifier. Connect critical
external components that terminate to ground directly to
this pin for best performance.
C
mines the PWM modulation frequency. The transfer func-
tion of capacitance to frequency equals 22Hz/C
frequency present on the C
maximum time allowed for lamp fault conditions. If the
current in either DIO1 or DIO2 is less than 125 A for a
minimum of 1 PWM period, the FAULT pin is activated and
the maximum allowable lamp current is reduced by ap-
proximately 50%. If the current in both DIO1 and DIO2 is
absent for a minimum of 1 PWM period, and the VC pin is
clamped at 3.7V, the FAULT pin is activated and the gate
drive of the part is internally latched off. The latch can be
cleared by setting the PROG voltage to zero or placing the
LT1768 in shutdown mode.
PROG (Pin 8): The PROG pin controls the lamp current by
converting a DC input voltage range of 0V to 5V to source
current into the VC pin. The transfer function from pro-
gramming voltage to VC current is illustrated in the follow-
ing table.
PROG (V)
V
0.5 < V
1.0 < V
V
*PWM Duty Cycle = [1 – (V
PWM (Pin 9): The PWM pin controls the percentage of the
PROG range between 1V and 4V that is to be pulse width
modulated. The percentage is defined by [(V
100%. The minimum and maximum percentages are 25%
(1.75V) and 100% (4V) respectively. Taking the PWM pin
above the 4V maximum will cause significant PWM input
current to flow. (See PWM Input Current vs Voltage curve
in Typical Performance Characteristics).
PROG
PROG
T
(Pin 7): The value of capacitance on the C
< 0.5
> 4.0
PROG
PROG
V
V
CT
CT
< V
< 1.0
> V
< V
PWM
PROG
PROG
PWM
VC SOURCE CURRENT ( A)
0
I
PWM Mode*
5 • I
– V
RMIN
PROG
RMAX
T
)/(V
pin also determines the
I
5 • I
RMIN
PWM
RMAX
– 1V)] • 100%
• ( V
PWM
LT1768
PWM
T
T
pin deter-
– 1V)/ 3V
( F). The
-1)/ 3] •
7